



65 536-BIT (16 384-WORD BY 4-BIT) DYNAMIC RAM

DESCRIPTION

This is family of 16348-word by 4-bit dynamic RAMs, fabricated with the high performance N-channel silicon-gate MOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of double-layer polysilicon process technology and a single-transistor dynamic storage cell provide high circuit density at reduced costs, and the use of dynamic circuitry including sense amplifiers assures low power dissipation. Multiplexed address inputs permit both a reduction in pins to the standard 18-pin package configuration and an increase in system densities. The M5M4416P operates on a 5V power supply using the on-chip substrate bias generator.

FEATURES

• Performance ranges

Type name	Access time (max) (ns)	Cycle time (min) (ns)	Power dissipation (typ) (mW)
M5M4416P-12	120	220	175
M5M4416P-15	150	260	150

16,384 x 4 Organization

- Industry standard 18-pin dual in line package
- Single 5V ±10% supply
- Low standby power dissipation: 25mW (max)

Low operating power dissipation:

275mW	(max)

M5M4416P-12 275mW (max) M5M4416P-15 250mW (max)





- All Inputs, outputs TTL compatible and low capacitance
 3-State unlatched outputs
- 128 refresh cycles/2ms. Pin 10 is not needed for refresh
- Early write or OE to control output buffer impedance
- Read-Modify-Write, RAS-only refresh, Hidden refresh and Page mode capabilities
- Wide RAS pulse width for Page mode 30µs max

APPLICATION

Refresh memory for CRT





FUNCTION

The M5M4416P provides, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., page mode, RAS-only refresh, hidden refresh, and delayed-write. The input conditions and output states for each are shown in Table 1.

Table 1 Input conditions for each mode

			in	puts			Input/Output			
Operation	RAS	CAS	w	ŌĒ	Row	Column	Input	Output	Refresh	Remarks
		0,00			address	adress	DQ		1	
Read	ACT	ACT	NAC	ACT	APD	APD	OPN	VLD	YES	
Write (Early Write)	ACT	ACT	ACT	DNC	APD	APD	VLD	OPN	YES	Page mode identical
Read-modify-write	ACT	ACT	ACT	ACT	APD	APD	VLD	VLD	YES	
RAS-only retfesh	ACT	NAC	DNC	DNC	APD	DNC	DNC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	ACT	APD	DNC	OPN	VLD	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note. ACT active, NAC nonacitive, DNC don't care, VLD valid, APD applied, OPN open.

SUMMARY OF OPERATIONS address (AO through A7)

Fourteen address bits are required to decode 1 of 16,384 storage locations. Eight row-address bits are set up on pins AO through A7 and latched onto the chip by the row-address strobe (RAS). Then the six column-address bits are set up on pins A1 through A6 and latched onto the chip by the column-address strobe (CAS). All addresses must be stable on or before the falling edges of RAS and CAS. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. TAS is used as a chip select activating the column decoder and the input and output buffers.

write enable (W)

The read or write mode is selected through the write enable (\overline{W}) input. A logic high on the \overline{W} input selects the read mode and a logic low selects the write mode. The write enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When \overline{W} goes low prior to \overline{CAS} . data-out will remain in the high-impedance state allowing a write cycle with OE grounded.

data-in (DQ1 through DQ4)

Data is written during a write or read-modify write cycle. Depending on the mode of operation, the falling edge of \overline{CAS} or \overline{W} strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In an early-write cycle, \overline{W} is brought low prior to \overline{CAS} and the data is strobed in by \overline{CAS} with setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle, CAS will already be low, thus the data will be strobed in by \overline{W} with setup and hold times referenced to this signal. In delayed or read-modify-write, OE must be high to bring the output buffers to high impedance prior to impressing data on the I/O lines.

data-out (DQ1 through DQ4)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan-out of two Series 74 TTL loads. Data-out is the same polarity as data-in. The output is in the high-impedance (floating) state until CAS is brought low. In a read cycle the output goes active after the access time interval t_a(C) that begins with the negative transition of \overline{CAS} as long as $t_a(R)$ and $t_a(OE)$ are satisfied. The output becomes valid after the access time has elapsed and remains valid while CAS and OE are low. CAS or OE going high returns it to a high impedance state. In an early-write cycle, the output is always in the high-impedance state. In a delayed-write or read-modifywrite cycle, the output must be put in the high impedance state prior to applying data to the DQ input. This is accomplished by bringing OE high prior to applying data, thus satisfying toehd.

output enable (OE)

The OE controls the impedance of the output buffers. When OE is high, the buffers will remain in the high impedance state. Bringing $\overline{\mathsf{OE}}$ low during a normal cycle will activate the output buffers putting them in the low impedance state. It is necessary for both \overline{RAS} and \overline{CAS} to be brought low for the output buffers to go into the low impedance state. Once in the low impedance state, they will remain in the low impedance state until OE or CAS is brought high.



65 536-BIT (16 384-WORD BY 4-BIT) DYNAMIC RAM

Page-Mode Operation

This operation allows for multiple-column operating at the same row address, and eliminates the power dissipation associated with the cycling of \overline{RAS} , because once the row address has been strobed, \overline{RAS} is maintained. Also, the time required to strobe in the row address for the second and subsequent cycles is eliminated, thereby decreasing the access and cycle times.

Refresh

Each of the 128 rows $(A_0 \sim A_6)$ of the M5M4416P must be refreshed every 2 ms to maintain data. The methods of refreshing for the M5M4416P are as follows.

1. Normal Refresh

Read cycle and Write cycle (early write, delayed write or read-modify-write) refresh the selected row as defined by the low order (\overline{RAS}) addresses. Any write cycle, of course, may change the state of the selected cell. Using a read, write, or read-modify-write cycle for refresh is not recommended for systems which utilize "wired-OR" outputs since output bus contention will occur.

2. RAS Only Refresh

A RAS-only refresh cycle is the recommended technique for most applications to provide for data retention. A RAS-only refresh cycle maintains the outputs in the high-impedance state with a typical power reduction of 20% over a read or write cycle.

3. Hidden Refresh

A features of the M5M4416P is that refresh cycles may be performed while maintaining valid data at the output pin by extending the \overline{CAS} active time from a previous memory read cycle. This feature is referred to as hidden refresh.

Hidden refresh is performed by holding \overline{CAS} at V_{IL} and taking \overline{RAS} high and after a specified precharge period, executing a \overline{RAS} -only cycling, but with \overline{CAS} held low.

The advantage of this refresh mode is that data can be held valid at the output data ports indefinitely by leaving the \overline{CAS} asserted. In many applications this eliminates the need for off-chip latches.

Power Dissipation

Most of the circuitry in the M5M4416P is dynamic, and most of the power is dissipated when addresses are strobed. Both \overline{RAS} and \overline{CAS} are decoded and applied to the M5M4416P as chip-select in the memory system, but if \overline{RAS} is decoded, all unselected devices go into stand-by independent of the \overline{CAS} condition, minimizing system power dissipation.

Power Supplies

The M5M4416P operates on a single 5V power supply.

A wait of some 500μ s and eight or more dummy cycles is necessary after power is applied to the device before memory operation is achieved.



65 536-BIT (16 384-WORD BY 4-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	parameter	Condtions	Limits	Unit
Vcc	Supply volrage		-1~7	V
VI	Input voltage	With respect to V _{SS}	-1~7	V
Vo	Output voltage		- 1~7	V
1 ₀	Output current		50	mA
Pd	Power dissipation	Ta=25°C	700	mW
Topr	Operating free-air temperature range		0~70	°C
Tstg	Storage temperature range		-65~150	°C

RECOMMENDED OPERATING CONDITIONS ($T_a = 0 \sim 70^{\circ}C$, unless otherwise noted) (Note 1)

Symbol			Limits			
SYNDO	Parameter	Min	Nom	Max	Unit	
Vcc	Supply voltage	4.5	5	5.5	V	
Vss	Supply voltage	0	0	0	v	
ViH	High-level input voltage, all inputs	2.4		6.5	V	
VIL	Low-level input voltage, all inputs	-2.0		0.8	V	

Note 1: All voltage values are with respect to VSS

$\label{eq:construction} \texttt{ELECTRICAL CHARACTERISTICS} (\texttt{Ta=0} \sim 70^{\circ}\texttt{C}, \texttt{V}_{\texttt{CC}} = \texttt{5V} \pm 10\%, \texttt{V}_{\texttt{SS}} = \texttt{0V}, \texttt{unless otherwise noted}) (\texttt{Note 2}) \\ \label{eq:construction} \texttt{Vac} = \texttt{10} \times \texttt{1$

Correl et			Tata and disions		Limits		11-14
Symbol	Parameter		Test conditions	Min	Тур	Max	Unit
Voн	High-level output voltage		I _{OH} =-2mA	2.4		Vcc	V
VoL	Low-level output voltage		I _{OL} =4.2mA	0		0.4	V
I _{OZ}	Off-state output current		Q floating 0V≤V _{OUT} ≤5.5V	- 10		10	μA
li i	Input current 0		$0V \le V_{IN} \le 6.5V$, All other pins = $0V$	-10		10	µА
1	Average supply current from V _{cc} ,	M5M4416P-12	RAS, CAS cycling			55	mA
CC1(AV)	operating (Note 3,4)	M5M4416P-15	$t_c(rd) = t_c(w) = min output open$			V _{CC} 0.4 10 10 55 50 4.5 45 40 45	mA
1002	Supply current from Vcc. standby	••	RAS = VIH output open	Î		4.5	mA
1	Average supply current from Vor.	M5M4416P-12	RAS cycling CAS = VIH			45	mA
CC3(AV)	retreshing (Note 3)	M5M4416P-15	tc (Prd) = min, output open			40	mA
	Average supply current from V _{cc} ,	M5M4416P-12	RAS = VIL, CAS cycling			45	mΑ
CC4(AV)	page mode (Note 3,4)	M5M4416P-15	$t_{C}(Prd) = min, output open$			40	mA

Note 2: Current flowing into an IC is positive, out is negative.

3: ICC1(AV), ICC3(AV), and ICC4(AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: $I_{CC1(AV)}$ and $I_{CC4(AV)}$ are dependent on output loading. Specified values are obtained with the output open.

CAPACITANCE ($T_a = 0 \sim 70^{\circ}C$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted)

C	D	Teorem d'altern			Unit	
Symbol	Parameter	Test conditions	Min	Тур	Max 5 7 7 10 10	Unit
C _{I (A)}	Input capacitance, address inputs				5	рF
CI(OE)	Input capacitance, OE input	VI=VSS			7	pF
C _{I (W)}	Input capacitance, write control input	f=1MHz			7	pF
CI(RAS)	Input capacitance, RAS input	Vi=25mVrms			10	pF
CI (CAS)	Input capacitance, CAS input				10	pF
C _{I/0}	Input/Output capacitance, data ports				10	pF



65 536-BIT (16 384-WORD BY 4-BIT) DYNAMIC RAM

SWITCHING CHARACTERISTICS ($T_a = 0 \sim 70^{\circ}C$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted) (Note 5)

Symbol Parameter				M5M4416P-12 Limits		M5M4416P-15 Limits		Unit
		Alternative Symbol						
			Symbol .	Min	Max	Min	Ma×	1
ta(C)	Access time from CAS	(Note 6,7)	t _{CAC}		60		75	ns
ta(R)	Access time from RAS	(Note 6,8)	t _{RAC}		120		150	ns
ta (OE)	Access time from OE	(Note 6)			30		40	ns
tdis(CH)	Output disable time after CAS high	(Note 9)	tOFF	0	25	0	30	пs
tdis(OE)	Output disable time after OE high	(Note 9)		0	25	0	30	ns

Note 5: An initial pause of 500 µs is required after power-up followed by any 8 RAS or RAS/CAS cycles before proper device operation is achieved. Note that RAS may be cycled during the initial pause.

And any 8 RAS or RAS/CAS cycles are required after prolonged periods (greater than 2ms) of RAS inactivity before proper device operation is achieved. 6: Measured with a load circuit equivalent to 2TTL loads and 100pF.

7: Assume that $t_{RCCL} \ge t_{RLCL} \max$.

8: Assume that $t_{RLCL} \leq t_{RLCL}$ max. If t_{RLCL} is greater than t_{RLCL} max then $t_{a(R)}$ will increase by the amount that t_{RLCL} exceeds t_{RLCL} max.

 $t_{dis(CH)}$ max and $t_{dis(OE)}$ max define the time at which the output achieves the high impedance state ($I_{OUT} \leq |\pm 10\mu A|$) and are not reference to V_{OH} 9. min or $V_{\mbox{OL}}$ max.

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Page-Mode Cycles)

 $(T_a = 0 \sim 70^{\circ}C, V_{CC} = 5V \pm 10\%, V_{SS} \pm 0V, unless otherwise noted, See notes 10,11)$

	Parameter		Alternative Symbol	M5M4416P-12 Limits		M5M4416P-15 Limits		Unit
Symbol								
			Symbol	Min	Max	Min	Ma×	1
t _{C(RF)}	Refresh cycle time		tREF		2		2	ms
tw(RH)	RAS high pulse width		t _{RP}	90		100		ns
t _{RLCL}	Delay time, RAS low to CAS low	(Note 12)	t _{RCD}	25	60	30	75	ns
t _{CHRL}	Delay time, CAS high to RAS low	(Note 13)	torp	- 20		- 20		ns
t _{su(RA)}	Row address setup time before RAS low		t _{ASR}	0		0		ns
t _{su(CA)}	Column address setup time before CAS low		t ASC	0		0		ns
th(RA)	Row address hold time after RAS low		t _{RAH}	15		20		ns
th(CLCA)	Column address hold time after CAS low		t _{CAH}	20		25		ns
th(RLCA)	Column address hold time after RAS low		t _{AR}	80		100		ns
t _T	Transition time (rise and fall)	(Note 14)	t _T	3	50	3	50	ns

Note 10: The timing requirements are assumed t_T=5ns.

11: V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals.

12: tRLCL max is specified as a reference point only; if tRLCL is less than tRLCL max, access time is ta(R), if tRLCL is greater than tRLCL max, access time is Intel that (c) that (c) that (c) mining point only in the (c) is shown that (c) is (c) (c) in the constant of (c) in the con

14: t_T is measured between VIH min and VIL max.

Read and Refresh Cycles

			M5M4	416P-12	M5M4	416P-15	
Symbol	Parameter	Alternative Symbol	Li	mits	Limits		Unit
		Symbol	Min	Ma×	Min	Max	
tc(rd)	Read cycle time	t _{RC}	220		260		ns
tw(RL)	RAS low pulse width	t RAS	120	10000	150	10000	ns
tw(CL)	ČAŠ low pulse width	t _{CAS}	60		75		ns
tw(CH)	CAS high pulse width	t _{CPN}	30		30		ns
th(RLCH)	CAS hold time after RAS low	t _{CSH}	120		150		ns
th(CLRH)	RAS hold time after CAS low	t _{RSH}	60		75		ns
tsu(rd)	Read setup time before CAS low	t _{RCS}	0		0		ns
th(CHrd)	Read hold time after CAS high (Note 15)	t _{RCH}	0		0	_	ns
th(RHrd)	Read hold time after RAS high (Note 15	t _{RRH}	10		10		ns
th(OECH)	CAS hold time after OE low	-	30		40		ns
th(OERH)	RAS hold time after OE low	-	30		40		ns
th(CLOE)	OE hold time after CAS low	-	60		75		ns
th(RLOE)	OE hold time after RAS low	-	120		150		ns
TDOEL	Delay time, Data to DE low		0		0		ns
t _{OEHD}	Delay time, OE high to Data	-	25		30		ns
t _{RHCL}	Delay time, RAS high to CAS low	-	0		0		ns

Note 15: Either $th_{(CHrd)}$ or $t_{h(RHrd)}$ must be satisfied for a read cycle,



MITSUBISHI LSIs

M5M4416P-12, -15

65 536-BIT (16 384-WORD BY 4-BIT) DYNAMIC RAM

M5M4416P-12 M5M4416P-15 Alternative Limits Unit Symbol Parameter Symbol Max Max Min Min 260 t RC 220 ns t_{c(w)} Write cycle time 10000 10000 120 150 t _{RAS} ns tw(RL) RAS low pulse width 60 75 ns tw(CL) CAS low pulse width t _{CAS} 30 30 ns tw(сн) CAS high pulse width t _{CPN} 150 120 ns th (RLCH) CAS hold time after RAS low t _{CSH} 75 60 th (CLRH) RAS hold time after CAS low t _{RSH} пs - 5 --- 5 tsu(WCL) Write setup time before CAS low (Note 17) twcs ns Write hold time after CAS low t wch ΔN 45 ns th(CLW) 120 th(RLW) Write hold time after RAS low twcn 100 ns 40 45 ns CAS hold time after Write low tcwL th(wcH) 40 45 ns RAS hold time after Write low tRWL th(wRH) 40 45 ns tw(w) Write pulse width t wP Data setup time t_{DS} 0 0 ns t_{su(D)} 40 45 Data hold time after Write low t _{DH} ns th(WLD) t _{DH} 40 45 Data hold time after CAS low ns th(CLD) Data hold time after RAS low t _{DHR} 100 120 пs th(RLD) Delay time, OE high to Data 30 25 t _{OEHD} _ ns 30 OE hold time after Write low 25 ns _ th(WOE)

Write Cycles (Early Write and Delayed Write)

Read-Write and Read-Modify-Write Cycles

			M5M4	416P-12	M5M4	416P-15	
Symbol	Parameter	Alternative Symbol	Li	mits	Lir	mits	Unit
		341100	Min	Max	Min	Max	
t _{c(rdw)}	Read write/read modify write cycle time (Note 16)	trwc	295		345		ns
tw(RL)	RAS low pulse width	tRAS	195	10000	255	10000	ns
tw(CL)	CAS low pulse width	t _{CAS}	135		180		ns
th(RLCH)	CAS hold time after RAS low	t _{CSH}	195		255		ns
th(CLRH)	RAS hold time after CAS low	t _{RSH}	135		180		ns
tw(CH)	CAS high pulse width	t _{CPN}	30		30		ns
tsu(rd)	Read setup time before CAS low	t _{RCS}	0		0		ns
t _{CLWL}	Delay time, CAS low to Write low (Note 17)	t _{CWD}	90		110		ns
tRLWL	Delay time, RAS low to Write low (Note 17)	t _{RWD}	150		185		ns
th(wcH)	CAS hold time after Write low	t _{CWL}	40		45		ns
th(wRH)	RAS hold time after Write low	t _{RWL}	40		45		ns
tw(w)	Write pulse width	twp	40		45		ns
t _{su(D)}	Data setup time	t _{DS}	0		0		ns
th(wLD)	Data hold time after Write low	t _{DH}	40		45		ns
th(CLOE)	OE hold time after CAS low	-	60		75		ns
th(RLOE)	OE hold time after RAS low	-	120		150		ns
t _{DOEL}	Delay time, Data to OE low	-	0		0		ns
t OEHD	Delay time, OE high to Data	-	25		30		ns

Note 16: t_{C(rdw)} is specified as t_{C(rdw)} min = t_a(R) max + t_{OEHD} min + t_h(wRH) min + t_w(RH) min + 4 t_T.

17: $t_{SU(WCL)}$, t_{CLWL} and t_{RLWL} are specified as reference points only. If $t_{SU(WCL)}$ min, the cycle is an early write cycle and the DQ pins will remain high impedance throughout the entire cycle. If $t_{CLWL} \ge t_{CLWL}$ min and $t_{RLWL} \ge t_{RLWL}$ min, the cycle is a read-modify-write cycle and the DQ will contain the data read from the selected address. If neither of the above condition is satisfied, the condition of the DQ (at access time and until \overline{CAS} or \overline{OE} goes back to V_{IH}) is indeterminate.



65 536-BIT (16 384-WORD BY 4-BIT) DYNAMIC RAM

Page-Mode Cycle (Note 18)

		Parameter		M5M4416P-12 Limits		M5M4416P-15 Limits		Unit
Symbol	Parameter							
				Min	Max	Min	Max	
t _{C(Prd)}	Read cycle time		t _{PC}	120		145		ns
t _{c(PW)}	Write cycle time		t _{PC}	120		145		ns
tw(RL)	RAS low pulse width	(Note 19)	t _{RAS}	240	30000	295	30000	ns
to(PrdW)	Read write/read modify write cycle time			195		250		ns
tw(RL)	RAS low pulse width	(Note 20)	t RAS	390	30000	505	30000	ns
tw(CH)	CAS high pulse width		t _{CP}	50	1	60		ns

Note 18: All previously specified timing requirements and switching characteristics are applicable to their respective page mode timing.

19: Specified for read or write cycle,

20: Specified for read-write or read-modify-write cycle,



65 536-BIT (16 384-WORD BY 4-BIT) DYNAMIC RAM

TIMING DIAGRAMS (Note 21)

Read Cycle





65 536-BIT (16 384-WORD BY 4-BIT) DYNAMIC RAM

Write Cycle (Early Write)

•





65 536-BIT (16 384-WORD BY 4-BIT) DYNAMIC RAM

Write Cycle (Delayed Write)





65 536-BIT (16 384-WORD BY 4-BIT) DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles





65 536-BIT (16 384-WORD BY 4-BIT) DYNAMIC RAM

RAS-Only Refresh Cycle (Note 22)



Note 22. A7 may be VIH or VIL



65 536-BIT (16 384-WORD BY 4-BIT) DYNAMIC RAM

Page-Mode Read Cycle





65 536-BIT (16 384-WORD BY 4-BIT) DYNAMIC RAM

Page-Mode Write Cycle





65 536-BIT (16 384-WORD BY 4-BIT) DYNAMIC RAM

Hidden Refresh Cycle





This datasheet has been downloaded from:

www.DatasheetCatalog.com

Datasheets for electronic components.