131.072-BIT DYNAMIC RANDOM-ACCESS MEMORY

APRIL 1985-BEVISED NOVEMBER 1985

- 2 X 65,536 X 1 Organization
- Single 5-V Supply (10% Tolerance)
- Operating Free-Air Temperature . . . 0°C to 70°C
- Long Refresh Period . . . 4 ms
- Low Refresh Overhead Time . . . As Low As 1.8% of Total Refresh Period
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Unlatched Output
- Common I/O Capability with "Early Write" Feature
- Page-Mode Operation for Faster Access
- Low Power Dissipation
 - Operating . . . 193 mW (Typ)
 - Standby . . . 35 mW (Typ)
- Max Access/Min Cycle Times:

	ACCESS TIME	ACCESS TIME	READ OR	READ- MODIFY-	
	ROW	COLUMN	WRITE	WRITE	
	ADDRESS	ADDRESS	CYCLE	CYCLE	
	(MAX)	(MAX)	(MIN)	(MIN)	
IS41128B-15	150 ns	85 ns	260 ns	315 ns	

SMOS (Scaled-MOS) N-Channel Technology

description

тм

The TMS41128B consists of two high-speed, 65,536-bit, dynamic random-access memories that are separately packaged. These DRAMs are electrically similar to TMS4164s; however, the pin out is different. The two packages are permanently connected, pin for pin, one on top of the other. The result is a 16-pin memory device organized as 131,072 words of one bit each with essentially the same characteristics of the TMS4164 NMOS dynamic RAM.

A logic low on the RAS1 input selects the lower DRAM; a logic low on the RAS2 input selects the upper DRAM.

The TMS41128B-15 features a RAS access time of 150 ns. Power dissipation is 193 mW typical operating, 35 mW typical standby.

Refresh period is extended to 4 ms, and during this period each of the 256 rows must be strobed with RAS1 and RAS2 in order to retain data. CAS can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clock, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TMS41128B is offered in 16-pin plastic dual-in-line stacked packages and is guaranteed for operation from 0°C to 70°C. This package is designed for insertion in mounting-hole rows on 300-mil (7.62-mm) centers.

PRODUCTION DATA decuments contain information current as of publication date. Products conform to specifications per the terms of Texas instruments standard warrenty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 1443 . HOUSTON, TEXAS 77001

16-PIN PLASTIC				
DUAL-IN-LINE STACKED PACKAGES	t			
(TOP VIEW)				



[†]RAS1 (pin 3) selects the lower DRAM, and pin 3 on the upper DRAM is a no connect. RAS2 (pin 4) selects the upper DRAM, and pin 4 on the lower DRAM is a no connect.

PIN NOMENCLATURE				
A0-A7 Address Inputs				
CAS	Column-Address Strobe			
D	Data In			
Q Data Out				
RAS1, RAS2 Row-Address Strobes				
VDD 5-V Supply				
VSS	Ground			
$\overline{\mathbf{w}}$	Write Enable			

Copyright © 1985, Texas Instruments Incorporated

operation

address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage cell locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe ($\overline{RAS1}$ or $\overline{RAS2}$). Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the column-address strobe (\overline{CAS}). All addresses must be stable on or before the falling edges of $\overline{RAS1}$, $\overline{RAS2}$, and \overline{CAS} . $\overline{RAS1}$ and $\overline{RAS2}$ are similar to a chip enable in that they activate the sense amplifiers as well as the row decoder. \overline{CAS} is used as a chip select activating the column decoder and the input and output buffers. When \overline{CAS} is applied to the device, only one of the \overline{RAS} signals (either $\overline{RAS1}$ or $\overline{RAS2}$) must be applied to select either the lower DRAM or the upper DRAM. When a $\overline{RAS-}$ only refresh is performed (\overline{CAS} logic high), both $\overline{RAS1}$ and $\overline{RAS2}$ may be applied simultaneously.

write enable (W)

The read or write mode is selected through the write-enable (\overline{W}) input. A logic high on the \overline{W} input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When \overline{W} goes low prior to \overline{CAS} , data out will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data in (D)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of \overline{CAS} or \overline{W} strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle, \overline{W} is brought low prior to \overline{CAS} and the data is strobed in by \overline{CAS} with setup and hold times referenced to this signal. In a <u>delayed-write</u> or read-modify-write cycle, \overline{CAS} will already be low, thus the data will be strobed in by \overline{W} with setup and hold times referenced to this signal.

data out (Q)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until CAS is brought low. In a read cycle the output goes active after the access time interval $t_a(C)$ that begins with the negative transition of CAS as long as $t_a(R)$ is satisfied. The output becomes valid after the access time has elapsed and remains valid while CAS is low; CAS going high returns it to a high-impedance state. In an early write cycle, the output is always in the high-impedance state. In a delayed-write or read-modify-write cycle, the output will follow the sequence for the read cycle.

refresh

A refresh operation must be performed at least every 4 ms on both DRAMs to retain data. Since the output buffer is in the high-impedance state unless CAS is applied, The RAS-only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with both RAS1 and RAS2 causes all bits in each row to be refreshed. CAS must remain high (inactive) for this refresh sequence.

page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on a single RAM, the row address and RAS are applied to multiple 64K RAMs. CAS is then decoded to select the proper RAM.

power-up

After power up, $\overline{RAS1}$ and $\overline{RAS2}$ must remain high for 100 μ s immediately prior to initialization. Initialization consists of performing eight \overline{RAS} cycles before proper device operation is achieved.



logic symbol[†]

functional block diagram

(5)

(7)

(6)

A0

A1



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



A2 (12) AЗ (11) Δ4 (10) A5 (13)A6 (9) A7 (15) CAS RAM 64K X (2) Ŵ A0-A7 CAS w (3) RAS1 RAS (14)(1) D D Q RAM 64K X 1 8 A0-A7 CAS w RAS2 (4) RAS D

4-63

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Voltage on any pin except V _{DD} and data out (see Note 1)
Voltage on VDD supply and data out with respect to VSS
Short circuit output current
Power dissipation
Operating free-air temperature range
Storage temperature range

[†] Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values in this data sheet are with respect to VSS.

 Additional information concerning the handling of ESD sensitive devices is available in a document entitled "Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies" in Section 12.

recommended operating conditions

			MIN	NOM	MAX	UNIT
VDD	Supply voltage		4.5	5	5.5	V
VSS	Supply voltage			0		V
	High-level input voltage	$V_{DD} = 4.5 V$	2.4		4.8	
∨ін	$V_{DD} = 5.5 V$		2.4		6	ľ
VIL	Low-level input voltage (s	ee Notes 3 and 4)	-0.6		0.8	V
TA	Operating free-air tempera	ture	0		70	°C

NOTES: 3. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

4. Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V. Test conditions must comprehend this occurrence. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
∨он	High-level output voltage	$I_{OH} = -5 \text{ mA}$	2.4			v
VOL	Low-level output voltage	$I_{OL} = 4.2 \text{ mA}$			0.4	V
łį	Input current (leakage)	$V_1 = 0 V$ to 5.8 V, $V_{DD} = 5 V$, All other pins = 0 V			± 20	μA
ю	Output current (leakage)	V _O = 0.4 to 5.5 V, V _{DD} = 5 V, CAS high			± 20	μA
IDD1	Average operating current during read or write cycle	t _c ≈ minimum cycle, All outputs open		38.5	65	mA
^I DD2 [‡]	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open		7	10	mA
IDD3	Average refresh current	t _c = minimum cycle, RAS low, CAS high, All outputs open			90	mA
IDD4	Average page-mode current	t _{c(P)} = minimum cycle, RAS low, CAS cycling, All outputs open			90	mA

 † All typical values are at T_{A} = 25 °C and nominal supply voltages. $^{\ddagger}V_{IL}$ > -0.6 V.



4-64

capacitance over recommended supply voltage range and operating free-air temperature range, $f\,=\,1\,\,\text{MHz}$

	PARAMETER	TYP [†]	MAX	UNIT
C _{i(A)}	Input capacitance, address inputs	8	14	ρF
C _{i(D)}	Input capacitance, data input	8	14	pF
C _{i(RC)}	Inpuut capacitance strobe inputs	16	20	ρF
Ci(W)	Input capacitance, write-enable input	16	20	рF
Co	Output capacitance	10	16	pF

[†]All typical values are at $T_A = 25 \,^{\circ}C$ and nominal supply voltages.

switching characteristics over recommended supply voltage range and operating free-air temperature range

	PARAMETER	TEST CONDITIONS	ALT. SYMBOL	MIN	MAX	UNIT
t _{a(C)}	Access time from CAS	C _L = 100 pF, Load = 2 Series 74 TTL gates	^t CAC		85	ns
^t a(R)	Access time from RAS	t _{RLCL} = MAX, Load = 2 Series 74 TTL gates	^t RAC		150	ns
^t dis(CH)	Output disable time after CAS high	C _L = 100 pF, Load = 2 Series 74 TTL gates	tOFF	0	40	ns



		ALT. SYMBOL	MIN	MAX	UNI
t _c (P)	Page-mode cycle time	^t PC	160		ns
tc(rd)	Read cycle time [†]	tRC	260		ns
^t c(W)	Write cycle time	tWC	260		ns
tc(rdW)	Read-write/read-modify-write cycle time	tRWC	315		ns
tw(CH)	Pulse duration, CAS high (precharge time) [‡]	tCP	60		ាទ
tw(CL)	Pulse duration, CAS low §	^t CAS	85	10,000	ns
tw(RH)	Pulse duration, RAS high (precharge time)	tRP	100		ns
tw(RL)	Pulse duration, RAS low	tRAS	150	10,000	ns
tw(W)	Write pulse duration	twp	45		ns
tt	Transition times (rise and fall) for RAS and CAS	tт	3	50	ns
t _{su} (CA)	Column-address setup time	tASC	0		ns
t _{su} (RA)	Row-address setup time	tASR	0		ns
tsu(D)	Data setup time	tDS	0		ns
tsu(rd)	Read-command setup time	tRCS	0		ns
tsu(WCH)	Write-command setup time before CAS high	tCWL	55		ns
t _{su} (WRH)	Write-command setup time before RAS high	tRWL	55		ns
th(CLCA)	Column-address hold time after CAS low	tCAH	45		ns
th(RA)	Row-address hold time	tRAH	20		ns
th(RLCA)	Column-address hold time after RAS low	tAR	110		ns
th(CLD)	Data hold time after CAS low	^t DH	45		ns
th(RLD)	Data hold time after RAS low	^t DHB	120		ns
th(WLD)	Data hold time after W low	tDH	45		ns
th(CHrd)	Read-command hold time after CAS high	^t RCH	0		กร
th(RHrd)	Read-command hold time after RAS high	tR8H	20		ns
th(CLW)	Write-command hold time after CAS low	twch	60		ns
th(RLW)	Write-command hold time after RAS low	tWCR	120		ns
TRLCH	Delay time, RAS low to CAS high	tCSH	150		ns
^t CHRL	Delay time, CAS high to RAS low	tCRP	10		ns
^t CLRH	Delay time, CAS low to RAS high	tresh	85		ns
	Delay time, CAS low to W low	tCWD	75		ns
	(read-modify-write cycle only)				
	Delay time, RAS low to CAS low				
^t RLCL	(maximum value specified only	^t RCD	30	65	ns
	to guarantee access time)		_		
tRLWL	Delay time, RAS low to W low (read-modify-write cycle only)	tRWD	150		ns
tWLCL	Delay time, W low to CAS	tWCS	0		ns
	low (early write cycle)				
trf	Refresh time interval	^t REF	1	4	ms

timing requirements over recommended supply voltage range and operating free-air temperature range

NOTE 5: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, VIL max and VIH min must be met at the 10% and 90% points.

[†]All cycle times assume $t_t = 5$ ns.

[‡]Page mode only.

[§] In a read-modify-write cycle, t_{CLWL} and t_{su(WCH)} must be observed. Depending on the user's transition times, this may require additional CAS low time (t_{w(CL)}). This applies to page-mode read-modify-write cycles also.

In a read-modify-write cycle, tRLWL and t_{su(WRH)} must be observed. Depending on the user's transition times, this may require additional RAS low time (tw(RL)).



4 Dynamic RAMs

PARAMETER MEASUREMENT INFORMATION



FIGURE 1. LOAD CIRCUIT

read cycle timing



early write cycle timing





4-68

This Material Copyrighted By Its Respective Manufacturer

Dynamic RAMs

4

write cycle timing



[†] The enable time (t_{en}) for a write cycle is equal in duration to the access time from CAS (t_{a(C)}) in a read cycle; but the active levels at the output are invalid.



Dynamic RAMs

4

ut the active levels at

read-modify-write cycle timing



Dynamic RAMs





4-71

4

Dynamic RAMs







POST OFFICE BOX 1443 . HOUSTON, TEXAS 77001

4-73

4

Dynamic RAMs







4-74

The second sec