2117 FAMILY 16,384 x 1 BIT DYNAMIC RAM

	2117-2	2117-3	2117-4
Maximum Access Time (ns)	150	200	250
Read, Write Cycle (ns)	320	375	410
Read-Modify-Write Cycle (ns)	330	375	475

- Industry Standard 16-Pin Configuration
- ±10% Tolerance on All Power Supplies: +12V, +5V, -5V
- Low Power: 462mW Max. Operating, 20mW Max. Standby
- Low I_{DD} Current Transients
- All Inputs, Including Clocks, TTL Compatible

- Non-Latched Output is Three-State, TTL Compatible
- RAS Only Retresh
- 128 Refresh Cycles Required Every 2ms
- Page Mode Capability
- CAS Controlled Output Allows Hidden Refresh

The Intel® 2117 is a 16,384 word by 1-bit Dynamic MOS RAM fabricated with Intel's standard two layer polysilicon NMOS technology — a production proven process for high performance, high reliability, and high storage density.

The 2117 uses a single transistor dynamic storage cell and advanced dynamic circuitry to achieve high speed with low power dissipation. The circuit design minimizes the current transients typical of dynamic RAM operation. These low current transients and $\pm 10\%$ tolerance on all power supplies contribute to the high noise immunity of the 2117 in a system environment.

Multiplexing the 14 address bits into the 7 address input pins allows the 2117 to be packaged in the industry standard 16-pin DIP. The two 7-bit address words are latched into the 2117 by the two TTL clocks, Row Address Strobe (RAS) and Column Address Strobe (CAS). Non-critical timing requirements for RAS and CAS allow use of the address multiplexing technique while maintaining high performance.

The 2117 three-state output is controlled by \overline{CAS} , independent of \overline{RAS} . After a valid read or read-modify-write cycle, data is latched on the output by holding \overline{CAS} low. The data out pin is returned to the high impedance state by returning \overline{CAS} to a high state. The 2117 hidden refresh feature allows \overline{CAS} to be held low to maintain latched data while \overline{RAS} is used to execute \overline{RAS} -only refresh cycles.

The single transistor storage cell requires refreshing for data retention. Refreshing is accomplished by performing \overline{RAS} -only refresh cycles, hidden refresh cycles, or normal read or write cycles on the 128 address combinations of A_0 through A_6 during a 2ms period. A write cycle will refresh stored data on all bits of the selected row except the bit which is addressed.



ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias10°C to +80°C
Storage Temperature65°C to +150°C
Voltage on Any Pin Relative to VBB
$(V_{SS} - V_{BB} \ge 4V)$
Data Out Current 50mA

Power Dissipation 1.0W

*COMMENT:

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS^[1,2]

 $T_A = 0^{\circ}C \text{ to } 70^{\circ}C, V_{DD} = 12V \pm 10\%, V_{CC} = 5V \pm 10\%, V_{BB} = -5V \pm 10\%, V_{SS} = 0V, \text{ unless otherwise noted}.$

			Limits				
Symbol	Parameter	Min.	Typ. ^[3]	Max.	Unit	Test Conditions	Notes
_	Input Load Current (any input)		0.1	10	μA	$V_{IN}=V_{SS}$ to 7.0V, $V_{BB}=-5.0V$	
I LO	Output Leakage Current for High Impedance State		0.1	10	μA	Chip Deselected: CAS at V _{IH} , V _{OUT} = 0 to 5.5V	
IDD1	V _{DD} Supply Current, Standby			1.5	mA	CAS and RAS at VIH	4
IBB1	VBB Supply Current, Standby		1.0	50	μA		
Icc1	V _{CC} Supply Current, Output Deselected		0.1	10	μA	CAS at VIH	5
IDD2	V _{DD} Supply Current, Operating			35	mA	2117-2, t _{RC} = 375ns, t _{RAS} = 150ns	4,6
				35	mA	2117-3, t _{RC} = 375ns, t _{RAS} = 200ns	4
				33	mA	2117-4, t _{RC} = 410ns, t _{RAS} = 250ns	4
IBB2	V _{BB} Supply Current, Operating, RAS-Only Refresh, Page Mode		150	300	μA	T _A = 0°C	
IDD3	V _{DD} Supply Current, RAS-Only			27	mA	2117-2, t _{RC} = 375ns, t _{RAS} = 150ns	4,6
	Refresh			27	mA	2117-3, t _{RC} = 375ns, t _{RAS} = 200ns	4
				26	mA	2117-4, t _{RC} = 410ns, t _{RAS} = 250ns	4
IDD5	V _{DD} Supply Current, Standby, Output Enabled		1.5	3	mA	CAS at VIL, RAS at VIH	
VIL	Input Low Voltage (all inputs)	-1.0		0.8	V		
ViH	Input High Voltage (all inputs)	2.4		6.0	V		
Vol	Output Low Voltage			0.4	V	I _{OL} = 4.2mA	4
Vон	Output High Voltage	2.4			V	I _{ОН} = -5mA	4

NOTES:

1. All voltages referenced to V_{SS}.

2. No power supply sequencing is required. However, V_{DD}, V_{CC} and V_{SS} should never be more negative than -0.3V with respect to V_{BB} as required by the absolute maximum ratings.

3. Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltages.

4. See the Typical Characteristics Section for values of this parameter under alternate conditions.

5. Icc is dependent on output loading when the device output is selected. Vcc is connected to the output buffer only. Vcc may be reduced to Vss without affecting refresh operation or maintenance of internal device data.

6. For the 2117-2 at t_{RC} = 320ns, t_{RAS} = 150ns, I_{DD2} max. is 45mA and I_{DD3} max. is 31mA.





Typical power supply current waveforms vs. time are shown for the RAS/CAS timings of Read/Write, Read/ Write (Long RAS/CAS), and RAS-only refresh cycles. IDD and IBB current transients at the RAS and CAS edges require adequate decoupling of these supplies. Decoupling recommendations are provided in the Applications section.

The effects of cycle time, VDD supply voltage and ambient temperature on the IDD current are shown in graphs included in the Typical Characteristics Section. Each family of curves for IDD1, IDD2, and IDD3 is related by a common point at V_{DD} = 12.0V and T_A = 25°C for two given tRAS pulse widths. The typical IDD current for a given condition of cycle time, V_{DD} and T_A can be determined by combining the effects of the appropriate family of curves.

$1_{\Delta} = 25^{\circ}$ C. V $= 12V+10\%$	$V_{CC} = 5V \pm 10\%$ VBB =	= -5V+10% Vee = 0V	, unless otherwise specified.

Symbol Parameter		Тур.	Max.	Unit
CI1	Address, Data In	3	5	pF
Cl2	RAS Capacitance, WE Capacitance	4	7	pF
CI3	CAS Capacitance	6	10	pF
Co	Data Output Capacitance	4	7	pF

NOTES:

RAM

1. Capacitance measured with Boonton Meter or effective capacitance calculated from the equation:

 $C = \frac{|\Delta t|}{\Delta V}$ with ΔV equal to 3 volts and power supplies at nominal levels.

A.C. CHARACTERISTICS^[1,2,3]

 $T_A = 0^{\circ}C$ to 70° C, $V_{DD} = 12V \pm 10\%$, $V_{CC} = 5V \pm 10\%$, $V_{BB} = -5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted. **READ, WRITE, READ-MODIFY-WRITE AND REFRESH CYCLES**

	Parameter	2117-2		2117-3		2117-4			
Symbol		Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes
tRAC	Access Time From RAS		150		200		250	ns	4,5
tCAC	Access Time From CAS		100		135		165	ns	4,5,6
tREF	Time Between Refresh		2		2		2	ms	
tRP	RAS Precharge Time	100		120		150		ns	
t CPN	CAS Precharge Time(non-page cycles)	25		25		25		ns	
tCRP	CAS to RAS Precharge Time	-20		-20		-20		ns	
tRCD	RAS to CAS Delay Time	20	50	25	65	35	85	ns	7
trsh	RAS Hold Time	100		135		165		ns	
tcsн	CAS Hold Time	150		200		250		ns	
tase	Row Address Set-Up Time	0		0		0		ns	
trah	Row Address Hold Time	20		25		35		ns	
tasc	Column Address Set-Up Time	-10		-10		-10		ns	
tCAH	Column Address Hold Time	45		55		75		ns	
tar	Column Address Hold Time, to RAS	95		120		160		ns	
tт	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	8
tOFF	Output Buffer Turn Off Delay	0	50	0	60	0	70	ns	1
	REFRESH CYCLES			L				L	4
tRC	Random Read Cycle Time	320		375		410		ns	1
tRAS	RAS Pulse Width	150	10000	200	10000	250	10000	ns	1
tCAS	CAS Pulse Width	100	10000	135	10000	165	10000	ns	
tRCS	Read Command Set-Up Time	0		0		0		ns	<u> </u>
tRCH	Read Command Hold Time	0		0		0		ns	
TE CYC									
tRC	Random Write Cycle Time	320	·····	375		410		ns	T
tRAS	RAS Pulse Width	150	10000	200	10000	250	10000	ns	
tCAS	CAS Pulse Width	100	10000	135	10000	165	10000	ns	
twcs	Write Command Set-Up Time	-20	10000	-20	10000	-20	10000	ns	9
	Write Command Hold Time	45		-20		-20		ns	
twcn twcn	Write Command Hold Time, to RAS	45 95		120		160		ns	+
	Write Command Pulse Width	45		55		75		ns	
twp	Write Command to RAS Lead Time	45 60		80		100		ns	
tRWL	Write Command to RAS Lead Time	60		80		100		ns	
tcwL									
tos	Data-In Set-Up Time	0		0		0		ns	
tDH	Data-In Hold Time	45		55		75		ns	
t DHR	Data-In Hold Time, to RAS	95		120		160		ns	
D-MOD	DIFY-WRITE CYCLE								
tRWC	Read-Modify-Write Cycle Time	330		375		475		ns	
	RMW Cycle RAS Pulse Width	185	10000	245	10000	305	10000	ns	1

tRWC	Read-Modify-Write Cycle Time	330		375		475		ns	
tarw	RMW Cycle RAS Pulse Width	185	10000	245	10000	305	10000	ns	
tCRW	RMW Cycle CAS Pulse Width	135	10000	180	10000	230	10000	ns	
tRWD	RAS to WE Delay	120		160		200		ns	9
tcwD	CAS to WE Delay	70		95		125		ns	9

RAM

Notes: See following page for A.C. Characteristics Notes.



1,2. $V_{\text{IH}\ \text{MIN}}$ AND $V_{\text{IL}\ \text{MAX}}$ ARE REFERENCE LEVELS FOR MEASURING TIMING OF INPUT SIGNALS. NOTES:

- 3,4. VOH MIN AND VOL MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF DOUT.
- 5. toFF IS MEASURED TO IOUT < ILO.
- 5. top: IS MEASURED TO $|_{0UT} \leq |_{ILO}|$. 6. top AND top: ARE REFERENCED TO \overline{CAS} OR \overline{WE} , WHICHEVER OCCURS LAST. 7. tach IS REFERENCED TO THE TRAILING EDGE OF \overline{CAS} OR \overline{RAS} , WHICHEVER OCCURS FIRST. 8. top: REQUIREMENT IS ONLY APPLICABLE FOR $\overline{RAS}/\overline{CAS}$ CYCLES PRECEEDED BY A \overline{CAS} -ONLY CYCLE (i.e., FOR SYSTEMS WHERE \overline{CAS} HAS NOT BEEN DECODED WITH \overline{RAS}).

A.C. CHARACTERISTICS NOTES (From Previous Page)

- 1. All voltages referenced to Vss.
- 2. Eight cycles are required after power-up or prolonged periods (greater than 2ms) of RAS inactivity before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
- 3. A.C. Characteristics assume t_T = 5ns.
- 4. Assume that $t_{RCD} \le t_{RCD}$ (max.). If t_{RCD} is greater than t_{RCD} (max.) then tRAC will increase by the amount that tRCD exceeds tRCD (max.).
- 5. Load = 2 TTL loads and 100pF.
- 6. Assumes $t_{RCD} \ge t_{RCD}$ (max.).

- 7. t_{RCD} (max.) is specified as a reference point only; if t_{RCD} is less than t_{RCD} (max.) access time is t_{RAC} , if t_{RCD} is greater than t_{RCD} (max.) access time is tRCD + tCAC.
- 8. tT is measured between V_{IH} (min.) and V_{IL} (max.).
- 9. twcs, tcwp and tRwp are specified as reference points only. If twcs \geq twcs (min.) the cycle is an early write cycle and the data out pin will remain high impedance throughout the entire cycle. If t_{CWD} ≥ t_{CWD} (min.) and t_{RWD} ≥ t_{RWD} (min.), the cycle is a read-modify-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.

WAVEFORMS

READ-MODIFY-WRITE CYCLE



RAS-ONLY REFRESH CYCLE



HIDDEN REFRESH CYCLE



NOTES: 1.2. V_{IH MIN} AND V_{IL MAX} ARE REFERENCE LEVELS FOR MEASURING TIMING OF INPUT SIGNALS. 3.4. V_{OH MIN} AND V_{OL MAX} ARE REFERENCE LEVELS FOR MEASURING TIMING OF D_{OUT}. 5. t_{OFF} IS MEASURED TO I_{OUT} < |I_{LO}|._____

6: top AND top, ARE REFERENCED TO CAS OR WE, WHICHEVER OCCURS LAST. 6: top AND top, ARE REFERENCED TO CAS OR WE, WHICHEVER OCCURS LAST. 7: troch IS REFERENCED TO THE TRAILING EDGE OF CAS OR RAS, WHICHEVER OCCURS FIRST. 8: top REQUIREMENT IS ONLY APPLICABLE FOR RAS/CAS CYCLES PRECEEDED BY A CAS-ONLY CYCLE (i.e., FOR SYSTEMS WHERE CAS HAS NOT BEEN DECODED WITH RAS).

TYPICAL CHARACTERISTICS^[1]

RAM



TA - AMBIENT TEMPERATURE (°C)

NOTES: See following page for Typical Characteristics Notes.

t_{RC} - CYCLE TIME (ns)

VDD - SUPPLY VOLTAGE (VOLTS)

3-70

TYPICAL CHARACTERISTICS [1]





GRAPH 11

TYPICAL RAS ONLY

V_{DD} – SUPPLY VOLTAGE (VOLTS)

GRAPH 12 TYPICAL RAS ONLY REFRESH CURRENT IDD3 VS. AMBIENT TEMPERATURE



GRAPH 13 TYPICAL PAGE MODE CURRENT IDD4 VS. tPC



GRAPH 14 TYPICAL PAGE MODE CURRENT IDD4 VS. VDD



GRAPH 15 TYPICAL PAGE MODE CURRENT IDD4 VS. AMBIENT TEMPERATURE



GRAPH 16 TYPICAL OUTPUT SOURCE CURRENT

IOH VS. OUTPUT VOLTAGE VOH



GRAPH 17 TYPICAL OUTPUT SINK CURRENT I_{OL} VS. OUTPUT VOLTAGE V_{OL}



NOTES:

- The cycle time, V_{DD} supply voltage, and ambient temperature dependence of I_{DD1}, I_{DD2}, I_{DD3} and I_{DD4} is shown in related graphs. Common points of related curves are indicated:
 - IDD1 @ VDD = 13.2V, TA = 0°C
 - IDD2 or IDD3 @ tRAS = 200ns, tRC = 375ns, VDD = 12.0V, TA = 25°C
 - ▲ I_{DD2} or I_{DD3} @ t_{RAS} = 500ns, t_{RC} = 750ns, V_{DD} = 12.0V, T_A = 25°C
 - $\begin{array}{|c|c|c|} \square & I_{DD4} @ t_{CAS} = 135 \text{ns}, \text{ tp}_{C} = 225 \text{ns}, \\ & V_{DD} = 12.0 \text{V}, \text{ T}_{A} = 25^{\circ} \text{C} \end{array}$
 - $\Delta I_{DD4} @ t_{CAS} = 350 \text{ns}, \text{tp}_{C} = 500 \text{ns}, \\ V_{DD} = 12.0 \text{V}, \text{T}_{A} = 25^{\circ} \text{C}$

The typical I_{DD} current for a given combination of cycle time, V_{DD} supply voltage and ambient temperature may be determined by combining the effects of the appropriate family of curves.

D.C. AND A.C. CHARACTERISTICS, PAGE MODE^[7,8,11]

 $T_A = 0^{\circ}C$ to 70°C, $V_{DD} = 12V \pm 10\%$, $V_{CC} = 5V \pm 10\%$, $V_{BB} = -5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted. For Page Mode Operation order 2117-2 S6053, 2117-3 S6054, or 2117-4 S6055.

		2117-2 S6053		2117-3 S6054		2117-4 S6055			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes
tPC	Page Mode Read or Write Cycle	170		225		275		ns	
tрсм	Page Mode Read Modify Write	205		270		340		ns	
tCP	CAS Precharge Time, Page Cycle	60		80		100		ns	
tRPM	RAS Pulse Width, Page Mode	150	10,000	200	10,000	250	10,000	ns	
tCAS	CAS Pulse Width	100	10,000	135	10,000	165	10,000	ns	
I _{DD4}	V _{DD} Supply Current Page Mode, Minimum t _{PC} , Minimum t _{CAS}		38		30		26	mA	9

RAM

ž

WAVEFORMS



NOTES: 1,2. VIH MIN AND VIL MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF INPUT SIGNALS. 3,4. VOH MIN AND VOL MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF DOUT

- 5. toFF IS MEASURED TO IOUT < ILOI
- 6. t_{RCH} IS REFERENCED TO THE TRAILING EDGE OF CAS OR RAS, WHICHEVER OCCURS FIRST. 7. ALL VOLTAGES REFERENCED TO V_{SS}.

- 8. AC CHARACTERISTIC ASSUME tT = 5 ns. 9. SEE THE TYPICAL CHARACTERISTICS SECTION FOR VALUES OF THIS PARAMETER
- UNDER ALTERNATE CONDITIONS.
- UNDER ALTERNATE CONDITIONS. 10. t_{CPR} REGUIREMENT IS ONLY APPLICABL<u>E FOR RAS/CAS</u> CYCLES PRECEEDED BY A CAS-ONLY CYCLE (i.e., FOR SYSTEMS WHERE CAS HAS NOT BEEN DECODED WITH RAS). 11. ALL PREVIOUSLY SPECIFIED A.C. AND D.C. CHARACTERISTICS ARE APPLICABLE TO THEIR RESPECTIVE PAGE MODE DEVICE (i.e., 2117-3, 8064 WILL OPERATE AS A 2117-3).

PAGE MODE WRITE CYCLE



PAGE MODE READ-MODIFY-WRITE CYCLE



NOTES: 1.2. V_{IH MIN} AND V_{IL MAX} ARE REFERENCE LEVELS FOR MEASURING TIMING OF INPUT SIGNALS. 3.4. V_{OH MIN} AND V_{OL MAX} ARE REFERENCE LEVELS FOR MEASURING TIMING OF D_{OUT}. 5. t_{OFF} IS MEASURED TO I_{OUT} < |I_{LO}|.

6: top AND TOP ARE REFERENCED TO CAS OR WE, WHICHEVER OCCURS LAST. 6: top AND TOP ARE REFERENCED TO CAS OR WE, WHICHEVER OCCURS LAST. 7: topp REQUIREMENT IS ONLLY APPLICABLE FOR RAS/CAS CYCLES PRECEEDED BY A CAS-ONLY CYCLE (i.e., FOR SYSTEMS WHERE CAS HAS NOT BEEN DECODED WITH RAS).

APPLICATIONS

READ CYCLE

A Read cycle is performed by maintaining Write Enable $\overline{(WE)}$ high during a RAS/CAS operation. The output pin of a selected device will remain in a high impedance state until valid data appears at the output at access time.

Device access time, t_{ACC} , is the longer of the two calculated intervals:

1. $t_{ACC} = t_{RAC} OR$ 2. $t_{ACC} = t_{RCD} + t_{CAC}$

Access time from RAS, t_{RAC} , and access time from CAS, t_{CAC} , are device parameters. Row to column address strobe delay time, t_{RCD} , are system dependent timing parameters. For example, substituting the device parameters of the 2117-3 yields:

- 3. $t_{ACC} = t_{RAC} = 200$ nsec for 25nsec $\leq t_{RCD} \leq 65$ nsec OR
- 4. $t_{ACC} = t_{RCD} + t_{CAC} = t_{RCD} + 135$ for $t_{RCD} > 65$ nsec

Note that if 25nsec $\leq t_{RCD} \leq 65$ nsec device access time is determined by equation 3 and is equal to t_{RAC} . If $t_{RCL} > 65$ nsec, access time is determined by equation 4. This 40nsec interval (shown in the t_{RCD} inequality in equation 3) in which the falling edge of \overrightarrow{CAS} can occur without affecting access time is provided to allow for system timing skew in the generation of \overrightarrow{CAS} .

REFRESH CYCLES

Each of the 128 rows of the 2117 must be refreshed every 2 milliseconds to maintain data. Any memory cycle:

- 1. Read Cycle
- Write Cycle (Early Write, Delayed Write or Read-Modify-Write)
- 3. RAS-only Cycle

refreshes the selected row as defined by the low order (RAS) addresses. Any Write cycle, of course, may change the state of the selected cell. Using a Read, Write, or Read-Modify-Write cycle for refresh is not recommended for systems which utilize "wire-OR" outputs since output bus contention will occur.

A RAS-only refresh cycle is the recommended technique for most applications to provide for data retention. A RASonly refresh cycle maintains the D_{OUT} in the high impedance state with a typical power reduction of 20% over a Read or Write cycle.

RAS/CAS TIMING

 \overline{RAS} and \overline{CAS} have minimum pulse widths as defined by tRAS and tCAS respectively. These minimum pulse widths must be maintained for proper device operation and data integrity. A cycle, once begun by driving \overline{RAS} and/or \overline{CAS} low must not be ended or aborted prior to fulfilling the minimum clock signal pulse width(s). A new cycle can not begin until the minimum precharge time, tRP, has been met.

DATA OUTPUT OPERATION

The 2117 Data Output (D_{OUT}), which has three-state capability, is controlled by CAS. During CAS high state (CAS at V_{IH}) the output is in the high impedance state. The following table summarizes the D_{OUT} state for various types of cycles.

Intel 2117 Data Output Operation for Various Types of Cycles

Type of Cycle	D _{OUT} State
Read Cycle	Data From Addressed
	Memory Cell
Early Write Cycle	HI-Z
RAS-Only Refresh Cycle	HI-Z
CAS-Only Cycle	HI-Z
Read/Modify/Write Cycle	Data From Addressed
	Memory Cell
Delayed Write Cycle	Indeterminate

HIDDEN REFRESH

A feature of the 2117 is that refresh cycles may be performed while maintaining valid data at the output pin. This feature is referred to as Hidden Refresh. Hidden Refresh is performed by holding \overrightarrow{CAS} at V_{IL} and taking \overrightarrow{RAS} high and after a specified precharge period (t_{RP}), executing a " \overrightarrow{RAS} -Only" refresh cycle, but with \overrightarrow{CAS} held low (see Figure below).



This feature allows a refresh cycle to be "hidden" among data cycles without affecting the data availability.

POWER ON

The 2117 requires no power on sequence providing absolute maximum ratings are not exceeded. After the application of supply voltages or after extended periods of bias (greater than 2 milliseconds) without clocks, the device must perform a minimum of eight initialization cycles (any combination of cycles containing a RAS clock, such as RAS-Only refresh) prior to normal operation.

POWER SUPPLY DECOUPLING/DISTRIBUTION

It is recommended that a 0.1μ F ceramic capacitor be connected between V_{DD} and V_{SS} at every other device in the memory array. A 0.1μ F ceramic capacitor should also be connected between V_{BB} and V_{SS} at every other device (preferably the alternate devices to the V_{DD} decoupling). For each 16 devices, a 10μ F tantalum or equivalent capacitor should be connected between V_{DD} and V_{SS} near the array. An equal or slightly smaller bulk capacitor is also recommended between V_{BB} and V_{SS} for every 32 devices.

The V_{CC} supply is connected only to the 2117 output buffer and is not used internally. The load current from the V_{CC} supply is dependent only upon the output loading and

is associated with the input high level current to a TTL gate and the output leakage currents of any OR-tied 2117's (typically 100μ A or less total). Intel recommends that a 0.1 or 0.01μ F ceramic capacitor be connected between V_{CC} and V_{SS} for every eight memory devices.

Due to the high frequency characteristics of the current waveforms, the inductance of the power supply distribution system on the array board should be minimized. It is recommended that the V_{DD} , V_{BB} , and V_{SS} supply lines be gridded both horizontally and vertically at each device in the array. This technique allows use of double sided circuit boards with noise performance equal to or better than multi-layered circuit boards.



64K BYTE STORAGE ARRAY LAYOUT

intel

2117-5 16,384 x 1 BIT DYNAMIC RAM

	21,17-5
Maximum Access Time (ns)	300
Read, Write Cycle (ns)	490
Read-Modify-Write Cycle (ns)	580

- Industry Standard 16-Pin Configuration
- Low Power: 462mW Max. Operating, 20mW Max. Standby
- Low I_{DD} Current Transients
- All Inputs, Including Clocks, TTL Compatible
- RAS Only Refresh

- Non-Latched Output is Three-State, TTL Compatible
- 128 Refresh Cycles Required Every 2ms
- Page Mode Capability
- CAS Controlled Output Allows Hidden Refresh

The Intel® 2117 is a 16,384 word by 1-bit Dynamic MOS RAM fabricated with Intel's standard two layer polysilicon NMOS technology — a production proven process for high performance, high reliability, and high storage density.

The 2117 uses a single transistor dynamic storage cell and advanced dynamic circuitry to achieve high speed with low power dissipation. The circuit design minimizes the current transients typical of dynamic RAM operation. These low current transients contribute to the high noise immunity of the 2117 in a system environment.

Multiplexing the 14 address bits into the 7 address input pins allows the 2117 to be packaged in the industry standard 16-pin DIP. The two 7-bit address words are latched into the 2117 by the two TTL clocks, Row Address Strobe (RAS) and Column Address Strobe (CAS). Non-critical timing requirements for RAS and CAS allow use of the address multiplexing technique while maintaining high performance.

The 2117 three-state output is controlled by \overline{CAS} , independent of \overline{RAS} . After a valid read or read-modify-write cycle, data is latched on the output by holding \overline{CAS} low. The data out pin is returned to the high impedance state by returning \overline{CAS} to a high state. The 2117 hidden refresh feature allows \overline{CAS} to be held low to maintain latched data while \overline{RAS} is used to execute \overline{RAS} -only refresh cycles.

The single transistor storage cell requires refreshing for data retention. Refreshing is accomplished by performing $\overline{\text{RAS}}$ -only refresh cycles, hidden refresh cycles, or normal read or write cycles on the 128 address combinations of A₀ through A₆ during a 2ms period. A write cycle will refresh stored data on all bits of the selected row except the bit which is addressed.



ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias10° C to +80° C
Storage Temperature
Voltage on Any Pin Relative to VBB
$(V_{SS} - V_{BB} \ge 4V)$
Data Out Current 50mA
Power Dissipation 1.0W

*COMMENT:

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS^[1,2]

 $T_A = 0^{\circ}C$ to 70°C, $V_{DD} = 12V \pm 5\%$, $V_{CC} = 5V \pm 10\%$, $V_{BB} = -5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted.

			Limits				
Symbol	Parameter	Min.	Typ. ^[3]	Max.	Unit	Test Conditions	Notes
ILI	Input Load Current (any input)		0.1	10	μA	VIN=VSS to VIHMAX, VBB=-5.0V	
ILO	Output Leakage Current for High Impedance State		0.1	10	μA	Chip Deselected: \overline{CAS} at V _{IH} , V _{OUT} = 0 to 5.5V	
IDD1	V _{DD} Supply Current, Standby			1.5	mA	CAS and RAS at VIH	4
IBB1	VBB Supply Current, Standby		1.0	50	μA		
ICC1	V _{CC} Supply Current, Output Deselected		0.1	10	μA	CAS at VIH	5
IDD2	VDD Supply Current, Operating			35	mA	2117, t _{RC} = 490ns, t _{RAS} = 300ns	4
IBB2	VBB Supply Current, Operating, RAS-Only Refresh, Page Mode		150	400	μA	T _A = 0°C	
Гооз	V _{DD} Supply Current, RAS-Only Refresh			27	mA	2117, t _{RC} = 490ns, t _{RAS} = 300ns	4
IDD5	V _{DD} Supply Current, Standby, Output Enabled		1.5	3	mA	CAS at VIL, RAS at VIH	
VIL	Input Low Voltage (all inputs)	-1.0		0.8	v		1
Viн	Input High Voltage (all inputs)	2.4		6.0	V		
Vol	Output Low Voltage			0.4	V	I _{OL} = 4.2mA	4
Vон	Output High Voltage	2.4			V	I _{ОН} = -5mA	4

NOTES:

1. All voltages referenced to VSS.

2. No power supply sequencing is required. However, V_{DD}, V_{CC} and V_{SS} should never be more negative than -0.3V with respect to V_{BB} as required by the absolute maximum ratings.

3. Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltages.

4. See the Typical Characteristics Section for values of this parameter under alternate conditions.

5. Icc is dependent on output loading when the device output is selected. Vcc is connected to the output buffer only. Vcc may be reduced to Vss without affecting refresh operation or maintenance of internal device data.

2117-5



TYPICAL SUPPLY CURRENT WAVEFORMS

Typical power supply current waveforms vs. time are shown for the $\overline{RAS}/\overline{CAS}$ timings of Read/Write, Read/Write (Long $\overline{RAS}/\overline{CAS}$), and \overline{RAS} -only refresh cycles. Ipp and IBB current transients at the \overline{RAS} and \overline{CAS} edges require adequate decoupling of these supplies. Decoupling recommendations are provided in the Applications section.

The effects of cycle time, V_{DD} supply voltage and ambient temperature on the I_{DD} current are shown in graphs included in the Typical Characteristics Section. Each family of curves for I_{DD1}, I_{DD2}, and I_{DD3} is related by a common point at V_{DD} = 12.0V and T_A = 25°C for two given t_{RAS} pulse widths. The typical I_{DD} current for a given condition of cycle time, V_{DD} and T_A can be determined by combining the effects of the appropriate family of curves.

CAPACITANCE^[1]

Symbol	Parameter	Тур.	Max.	Unit
CI1	Address, Data In	3	5	pF
CI2	RAS Capacitance, WE Capacitance	4	7	pF
Сіз	CAS Capacitance	6	10	pF
Co	Data Output Capacitance	4	7	pF

NOTES:

RAM

1. Capacitance measured with Boonton Meter or effective capacitance calculated from the equation:

 $C = \frac{I\Delta t}{V}$ with ΔV equal to 3 volts and power supplies at nominal levels.

A.C. CHARACTERISTICS^[1,2,3]

 $T_{A}=0^{\circ}C \text{ to } 70^{\circ}C, V_{DD}=12V \pm 5\%, V_{CC}=5V \pm 10\%, V_{BB}=-5V \pm 10\%, V_{SS}=0V, \text{ unless otherwise noted}.$

READ, WRITE, READ-MODIFY-WRITE AND REFRESH CYCLES

trac Access Time From RAS 300 ns 4,5 tcAc Access Time From CAS 180 ns 4,5,6 trap RAS Precharge Time 180 ns 1 tcp CAS Precharge Time (non-page cycles) 80 ns 1 tcp CAS Precharge Time (non-page cycles) 80 ns 1 tcp CAS to RAS Precharge Time -20 ns 1 tcp CAS to CAS Delay Time 80 120 ns 7 trash RAS to CAS Delay Time 0 ns 1			2117			
track Access Time From CAS 180 ns 4,5,6 tager Time Between Refresh 2 ms tap RAS Precharge Time 180 ns topn CAS Precharge Time (non-page cycles) 80 ns torp CAS to RAS Precharge Time -20 ns 7 tap RAS to CAS Delay Time 80 120 ns 7 tap RAS to CAS Delay Time 80 120 ns 7 task RAS hold Time 180 ns 1 <th>Symbol</th> <th>Parameter</th> <th>Min.</th> <th>Max.</th> <th>Unit</th> <th>Notes</th>	Symbol	Parameter	Min.	Max.	Unit	Notes
tape Time Between Refresh 2 ms tap RAS Precharge Time 180 ns tCPN CAS to RAS Precharge Time (non-page cycles) 80 ns tCRP CAS to RAS Precharge Time -20 ns tRCD RAS to CAS Delay Time 80 120 ns tRCD RAS to CAS Delay Time 80 120 ns tRCD RAS to CAS Delay Time 80 120 ns ttsp RAS hold Time 80 ns 1 ttsp CAS Hold Time 80 ns 1 ttsp Column Address Set-Up Time 0 ns 1 ttsp Transition Time (Rise and Fall) 3 50 ns ttr Transition Time (Rise and Fall) 3 50 ns 1 ttras Column Address Hold Time 490 ns 1 1 ttar Transition Time (Rise and Fall) 3 50 ns 1 ttar Radom Read Cycle Time <td>tRAC</td> <td>Access Time From RAS</td> <td></td> <td>300</td> <td>ns</td> <td>4,5</td>	t RAC	Access Time From RAS		300	ns	4,5
RAS Precharge Time 180 ns tapp CAS Precharge Time (non-page cycles) 80 ns tapp CAS to RAS Precharge Time -20 ns tapp CAS to RAS Precharge Time -20 ns 7 tapp RAS to CAS Delay Time 80 120 ns 7 task RAS to CAS Delay Time 80 120 ns 7 task RAS Hold Time 300 ns 1	tCAC	Access Time From CAS		180	ns	4,5,6
tcpnCAS Precharge Time (non-page cycles)80nstcRPCAS to RAS Precharge Time-20nstRCDRAS to CAS Delay Time80120nstRSHRAS Hold Time180ns7tRSHRAS Hold Time180ns7tRSHRAS Hold Time300ns7tRSHRAS Hold Time300ns1tCSHCAS Hold Time0ns1tASRRow Address Set-Up Time0ns1tASCColumn Address Set-Up Time0ns1tARColumn Address Hold Time, to RAS215ns1trTransition Time (Rise and Fall)350ns8tOFFOutput Buffer Turn Off Delay080ns1D AND REFRESH CYCLEStrcRandom Read Cycle Time490ns1tcAsCAS Pulse Width30010000ns1tcAsRAS Pulse Width18010000ns1tracsRead Command Set-Up Time0ns11tracsCAS Pulse Width30010000ns11tcAsCAS Pulse Width30010000ns11tcAsCAS Pulse Width18010000ns11tcAsCAS Pulse Width18010000ns11tcAsCAS Pulse Width18010000ns11	tref	Time Between Refresh		2	ms	
CAS to RAS Precharge Time-20nstracDRAS to CAS Delay Time80120ns7trasHRAS Hold Time180ns7trasHRAS Hold Time300ns1tcSHCAS Hold Time300ns1tcSHCAS Hold Time300ns1trasRRow Address Set-Up Time0ns1trasCColumn Address Hold Time80ns1tcAHColumn Address Hold Time, to RAS215ns1tcAHColumn Address Hold Time, to RAS215ns1ttarTransition Time (Rise and Fall)350ns8toFFOutput Buffer Turn Off Delay080ns1DAND REFRESH CYCLEStracRandom Read Cycle Time490ns1tcAsCAS Pulse Width18010000ns1tcAsCAS Pulse Width18010000ns1tcAsRAS Pulse Width30010000ns1tcAsCAS Pulse Width18010000ns1tcAsCAS Pulse Width18010000ns1tcAsCAS Pulse Width18010000ns1tcAsCAS Pulse Width18010000ns1tcAsCAS Pulse Width18010000ns1tcAsCAS Pulse Width18010000ns1tcAsCAS Pulse Wid	tRP	RAS Precharge Time	180		ns	
thccbRAS to CAS Delay Time80120ns7thsHRAS Hold Time180ns120ns7thsHRAS Hold Time300ns120ns7thsHRAS Hold Time300ns120ns7thsRRow Address Set-Up Time0ns1120nsthaARow Address Hold Time80ns11thaALColumn Address Hold Time80ns11thaSCColumn Address Hold Time, to RAS215ns1thaRColumn Address Hold Time, to RAS215ns1thaRColumn Address Hold Time, to RAS215ns1thaRColumn Address Hold Time, to RAS215ns1that Transition Time (Rise and Fall)350ns8topFOutput Buffer Turn Off Delay080ns1DAND REFRESH CYCLESTacRandom Read Cycle Time490ns1thasRAS Pulse Width30010000ns1thacsRAS Pulse Width18010000ns1thacsRAS Pulse Width18010000ns1thacsRAS Pulse Width18010000ns1thacsRAS Pulse Width18010000ns1thacsRAS Pulse Width18010000ns1thacsRAS Pulse Width18010000ns	tCPN	CAS Precharge Time(non-page cycles)	80		ns	
TRSHRASHold Time180nstcSHCASHold Time300nstasRRow Address Set-Up Time0nstasRRow Address Hold Time80nstasCColumn Address Set-Up Time0nstcAHColumn Address Hold Time80nstasCColumn Address Hold Time80nstasCColumn Address Hold Time, to RAS215nstarTransition Time (Rise and Fall)350nstarColuput Buffer Turn Off Delay080nsDAND REFRESH CYCLEStracRandom Read Cycle Time490nstasSRAS Pulse Width18010000tacsCAS Pulse Width18010000nstrackRad Command Set-Up Time0nstackRAS Pulse Width30010000nstackRAS Pulse Width18010000nstackRAS Pulse Width18010000nstrackRandom Write Cycle TimetackRAS Pulse Width18010000nstackCAS Pulse Width18010000nstackRAS Pulse Width18010000nstackRAS Pulse Width18010000nstackRAS Pulse Width18010000nstackRAS Pulse Width18010000nstackRAS	tCRP		-20		ns	
torshCAS Hold Time300nstASRRow Address Set-Up Time0nstRAHRow Address Hold Time80nstASCColumn Address Set-Up Time0nstCAHColumn Address Hold Time, to RAS215nstCAHColumn Address Hold Time, to RAS215nstTTransition Time (Rise and Fall)350nstTTransition Time (Rise and Fall)350nsDAND REFRESH CYCLESTransition Time (Rise and Fall)A 50nsTransition Time (Rise and Fall)30010000nsTransition Time (Rise and Fall)350nsTransition Time (Rise and Fall)3Transition Time (Rise and Fall)3Transition Time (Rise and Fall)350nsTransition Time (Rise and Fall)Transition Time (Rise and Fall)3Transition Time (Rise and Fall)Transition TimeTransition T	tRCD	RAS to CAS Delay Time	80	120	ns	7
ASR Row Address Set-Up Time 0 ns tRAH Row Address Hold Time 80 ns tASC Column Address Set-Up Time 0 ns tASC Column Address Set-Up Time 0 ns tCAH Column Address Hold Time, to RAS 215 ns trar Column Address Hold Time, to RAS 215 ns ttr Transition Time (Rise and Fall) 3 50 ns ttr Transition Time (Rise and Fall) 3 50 ns ttr Transition Time (Rise and Fall) 3 50 ns ttr Transition Time (Rise and Fall) 3 50 ns ttr Transition Time (Rise and Fall) 3 50 ns ttrac Random Read Cycle Time 490 ns 1 ttrack RAS Pulse Width 300 10000 ns 1 ttrack RAS Pulse Width 180 10000 ns 1 ttrack RAS Pulse Width 300 10000 ns 1 ttrac Random Write Cycle Time <td>trsh</td> <td>RAS Hold Time</td> <td>180</td> <td></td> <td>ns</td> <td></td>	trsh	RAS Hold Time	180		ns	
tRAH Row Address Hold Time 80 ns tASC Column Address Set-Up Time 0 ns tCAH Column Address Hold Time, to RAS 215 ns tar Column Address Hold Time, to RAS 215 ns tar Transition Time (Rise and Fall) 3 50 ns topF Output Buffer Turn Off Delay 0 80 ns DAND REFRESH CYCLES trac Random Read Cycle Time 490 ns ttras RAS Pulse Width 300 10000 ns tcAs CAS Pulse Width 180 10000 ns ttracs Read Command Set-Up Time 0 ns ns ttrach Random Write Cycle Time 490 ns trace ttrack RAS Pulse Width 180 10000 ns traces ttrack RAS Pulse Width 300 10000 ns traces ttrack RAS Pulse Width 180 10000 ns traces ttrack RAS Pulse Width 180 10000 ns traces	tсsн	CAS Hold Time	300		ns	
tASCColumn Address Set-Up Time0nstcAHColumn Address Hold Time, to RAS215nstarColumn Address Hold Time, to RAS215nstrTransition Time (Rise and Fall)350nstoFFOutput Buffer Turn Off Delay080nsDAND REFRESH CYCLEStracRandom Read Cycle Time490nstRASRAS Pulse Width30010000nstRCSRead Command Set-Up Time0nstracstRCHRead Command Set-Up Time0nstracsTE CYCLEtracRandom Write Cycle Time490nstracsRAS Pulse Width18010000tracsRAS Pulse Width30010000nstrackRAS Pulse Width30010000nstrackRAS Pulse Width30010000nstrackRAS Pulse Width30010000nstrackRAS Pulse Width18010000nstrackRAS Pulse Width100nstotwcsWrite Command Set-Up Time0nstotwcRWrite Command Hold Time, to RAS215nstotwpWrite Command to RAS Lead Time130nstotwpWrite Command to RAS Lead Time130nstotbyData-In Hold Time, to RAS215nstotbyData-In Hold Time, to RAS </td <td>tASR</td> <td>Row Address Set-Up Time</td> <td>0</td> <td></td> <td>ns</td> <td></td>	tASR	Row Address Set-Up Time	0		ns	
tCAHColumn Address Hold Time80nstaRColumn Address Hold Time, to RAS215nstrTransition Time (Rise and Fall)350nstoFFOutput Buffer Turn Off Delay080nsDAND REFRESH CYCLEStacRandom Read Cycle Time490nstrAsRAS Pulse Width30010000nstcAsCAS Pulse Width18010000nstacsRead Command Set-Up Time0nstacHRead Command Set-Up Time0nstacHRead Command Set-Up Time0nstacARAS Pulse Width30010000tacARead Command Set-Up Time0nstacARafS Pulse Width30010000nstacARafS Pulse Width30010000nstacARAS Pulse Width18010000nstacAsCAS Pulse Width18010000nstacAsCAS Pulse Width18010000nstacAsCAS Pulse Width18010000nstwcsWrite Command Set-Up Time0ns9twcRWrite Command Hold Time, to RAS215nstwpWrite Command to RAS Lead Time130nstawuWrite Command to CAS Lead Time130nstawuWrite Command to CAS Lead Time130nstawuWrite Command to CAS Lead Time130nstawu	trah	Row Address Hold Time	80		ns	
tarColumn Address Hold Time, to RAS215nstrTransition Time (Rise and Fall)350ns8toFFOutput Buffer Turn Off Delay080ns0DAND REFRESH CYCLEStracRandom Read Cycle Time490ns1tRASRAS Pulse Width30010000ns1tccasCAS Pulse Width18010000ns1tracsRead Command Set-Up Time0ns1tRACHRead Command Hold Time0ns1tRCHRead Command Hold Time0ns1tracsRAS Pulse Width30010000nstracsCAS Pulse Width30010000nstcasCAS Pulse Width30010000nstcasCAS Pulse Width18010000nstcasCAS Pulse Width18010000nstwcsWrite Command Set-Up Time0ns9twcHWrite Command Hold Time, to RAS215nstwcRWrite Command Hold Time, to RAS215nstwpWrite Command to RAS Lead Time130nstcwLWrite Command to RAS Lead Time130nstbpsData-In Set-Up Time0nstbpsData-In Hold Time, to RAS215nstbpHData-In Hold Time, to RAS215nstbpHData-In Hold Time, to RAS215nstbpHDa	tasc	Column Address Set-Up Time	0		ns	
trTransition Time (Rise and Fall)350ns8toFFOutput Buffer Turn Off Delay080ns8DAND REFRESH CYCLEStacRandom Read Cycle Time490nstrAsRAS Pulse Width30010000nstcAsCAS Pulse Width18010000nstacsRead Command Set-Up Time0ns1taccRead Command Set-Up Time0ns1tacsRead Command Hold Time0ns1TE CYCLEtacsCAS Pulse Width30010000nstcAsCAS Pulse Width30010000nstcAsRAS Pulse Width30010000nstcAsCAS Pulse Width18010000nstcAsCAS Pulse Width18010000nstwcsWrite Command Set-Up Time0nstwckWrite Command Hold Time, to RAS215nstwcRWrite Command Hold Time, to RAS215nstwpWrite Command to RAS Lead Time130nstcwLWrite Command to CAS Lead Time130nstopsData-In Hold Time, to RAS215nstDHData-In Hold Time, to RAS215nstDHRData-In Hold Time, to RAS215ns	tCAH	Column Address Hold Time	80		ns	
torpOutput Buffer Turn Off Delay080nsD AND REFRESH CYCLEStRCRandom Read Cycle Time490nstRASRAS Pulse Width30010000nstcAsCAS Pulse Width18010000nstRCsRead Command Set-Up Time0nstdtRCHRead Command Hold Time0nstdtRCHRead Command Hold Time0nstdtRCHRead Command Hold Time0nstdtRCHRandom Write Cycle Time490nstdtRASRAS Pulse Width30010000nstCASCAS Pulse Width18010000nstwcsWrite Command Set-Up Time0ns9tWCHWrite Command Hold Time, to RAS215nstwcRWrite Command to RAS Lead Time130nstcwLWrite Command to RAS Lead Time130nstcwLWrite Command to RAS Lead Time130nstDHData-In Hold Time, to RAS215nstDHData-In Hold Time, to RAS215nstDHData-In Hold Time, to RAS215ns	tar	Column Address Hold Time, to RAS	215	· · · · · · · · · · · · · · · · · · ·	ns	
D AND REFRESH CYCLES trac Random Read Cycle Time 490 ns tras RAS Pulse Width 300 10000 ns tcas CAS Pulse Width 180 10000 ns tracs Read Command Set-Up Time 0 ns ns trach Read Command Set-Up Time 0 ns ns trach Read Command Hold Time 0 ns ns trach Read Command Hold Time 0 ns ns track Random Write Cycle Time 490 ns ns track Random Write Cycle Time 490 ns ns track RAS Pulse Width 300 10000 ns tcas CAS Pulse Width 180 10000 ns tcas CAS Pulse Width 180 10000 ns twcs Write Command Hold Time 100 ns ns twcs Write Command Hold Time, to RAS 215 ns ns twcr Write Command to CAS Lead Time 130 ns ns	tT	Transition Time (Rise and Fall)	3	50	ns	8
tRCRandom Read Cycle Time490nstRASRAS Pulse Width30010000nstCASCAS Pulse Width18010000nstRCSRead Command Set-Up Time0nstRCHRead Command Hold Time0nstRCHRead Command Hold Time0nstRCKRandom Write Cycle Time490nstRASRAS Pulse Width30010000nstRASRAS Pulse Width30010000nstCASCAS Pulse Width18010000nstWCSWrite Command Set-Up Time0ns9tWCHWrite Command Hold Time, to RAS215nstWCRWrite Command Hold Time, to RAS215nstWPWrite Command to CAS Lead Time130nstCWLWrite Command to CAS Lead Time130nstDSData-In Set-Up Time0nstDHData-In Hold Time, to RAS215nstDHData-In Hold Time, to RAS<	tOFF	Output Buffer Turn Off Delay	0	80	ns	
tRASRASPulse Width30010000nstcASCASPulse Width18010000nstRCSRead Command Set-Up Time0nstRCHRead Command Hold Time0nstRCHRead Command Hold Time0nstRCCRandom Write Cycle Time490nstRASRASPulse Width30010000nstcAsCASPulse Width30010000nstcAsCASPulse Width18010000nstwcsWrite Command Set-Up Time0ns9twcHWrite Command Hold Time, to RAS215nstwcRWrite Command to RAS Lead Time130nstcWLWrite Command to CAS Lead Time130nstcDsData-In Set-Up Time0nstbHData-In Hold Time, to RAS215nstDHData-In Hold Time, to RAS215nstDH </td <td>D AND</td> <td>REFRESH CYCLES</td> <td>L</td> <td></td> <td></td> <td></td>	D AND	REFRESH CYCLES	L			
tcASCASPulse Width18010000nstRCSRead Command Set-Up Time0nsnstRCHRead Command Hold Time0nsnsTE CYCLEtRCRandom Write Cycle Time490nstRASRAS Pulse Width30010000nstcAsCAS Pulse Width18010000nstcAsCAS Pulse Width18010000nstwcsWrite Command Set-Up Time0ns9twcHWrite Command Hold Time, to RAS215nstwcRWrite Command Hold Time, to RAS215nstwvPWrite Command to CAS Lead Time130nstcWLWrite Command to RAS130nstcWLWrite Command to RAS130nstcWLWrite Command to RAS130nstcWLData-In Set-Up Time0nstDHData-In Hold Time, to RAS215nstDHRData-In Hold Time, to RAS215ns	tRC	Random Read Cycle Time	490		ns	
tracs Read Command Set-Up Time 0 ns trach Read Command Hold Time 0 ns TE CYCLE Track Random Write Cycle Time 490 ns track Random Write Cycle Time 490 ns track track Random Write Cycle Time 490 ns track track Rafter Pulse Width 300 10000 ns tccas CAS Pulse Width 180 10000 ns twcs Write Command Set-Up Time 0 ns 9 twcH Write Command Hold Time, to RAS 215 ns 1 twcR Write Command Hold Time, to RAS 215 ns 1 twcR Write Command to RAS Lead Time 130 ns 1 twcR Write Command to CAS Lead Time 130 ns 1 tcwL Write Command to CAS Lead Time 130 ns 1 tbps Data-In Set-Up Time 0 ns 1 tbpH Data-In Hold Time, to RAS 215 ns 1 tbpH Dat	tRAS	RAS Pulse Width	300	10000	ns	
tRCHRead Command Hold Time0nsTE CYCLEtRCRandom Write Cycle Time490nstRASRAS Pulse Width30010000nstCASCAS Pulse Width18010000nstWCSWrite Command Set-Up Time0ns9tWCHWrite Command Hold Time100ns1tWCRWrite Command Hold Time, to RAS215ns1tWCRWrite Command Hold Time, to RAS215ns1tWCRWrite Command Hold Time, to RAS215ns1tWCRWrite Command to CAS Lead Time130ns1tCWLWrite Command to CAS Lead Time130ns1tDSData-In Set-Up Time0ns1tDHData-In Hold Time, to RAS215ns1tDHRData-In Hold Time, to RAS215ns1tDHRData-In Hold Time, to RAS215ns1tDHRData-In Hold Time, to RAS215ns1tDHRData-In Hold Time, to RAS215ns1	tCAS	CAS Pulse Width	180	10000	ns	
TE CYCLE tRC Random Write Cycle Time 490 ns tRAS RAS Pulse Width 300 10000 ns tCAS CAS Pulse Width 180 10000 ns tWCS Write Command Set-Up Time 0 ns 9 tWCH Write Command Hold Time 100 ns 1000 tWCR Write Command Hold Time, to RAS 215 ns 1000 tWP Write Command Hold Time, to RAS 215 ns 100 ns tWR Write Command Hold Time, to RAS 215 ns 100 ns 100 ns 100 ns 100	tRCS	Read Command Set-Up Time	0		ns	
tRCRandom Write Cycle Time490nstRASRAS Pulse Width30010000nstCASCAS Pulse Width18010000nstWCSWrite Command Set-Up Time0ns9tWCHWrite Command Hold Time, to RAS215nstWCRWrite Command Hold Time, to RAS215nstWCRWrite Command Hold Time, to RAS100nstWCRWrite Command Hold Time, to RAS215nstWCRWrite Command to CAS Lead Time130nstCWLWrite Command to CAS Lead Time130nstDHData-In Set-Up Time0nstDHData-In Hold Time, to RAS215nstDHRData-In HOLD TIMETATAtDHRDATA-IN HOLD TIMETATAtDHRDATA-IN HOLD TIMETATAtDHRDATA-IN HOLD TIMETATAtDHRDATA-IN HOLD TIMETATA </td <td>tRCH</td> <td>Read Command Hold Time</td> <td>0</td> <td></td> <td>ns</td> <td></td>	tRCH	Read Command Hold Time	0		ns	
RASRASPulse Width30010000nstcAsCASPulse Width18010000nstwcsWrite Command Set-Up Time0ns9twcHWrite Command Hold Time100ns10000twcRWrite Command Hold Time, to RAS215nstwcRWrite Command Hold Time, to RAS215nstwcRWrite Command Hold Time, to RAS215nstwcRWrite Command to RASLead Time130nstcwLWrite Command to CAS Lead Time130nstcbSData-In Set-Up Time0nstDHData-In Hold Time, to RAS215nstDHRData-In Hold Time, to RAS215nstDHRData-In Hold Time, to RAS215ns	ITE CYC	CLE				
tcAs CAS Pulse Width 180 10000 ns twcs Write Command Set-Up Time 0 ns 9 twcH Write Command Hold Time 100 ns 100 twcR Write Command Hold Time, to RAS 215 ns 100 twcR Write Command Hold Time, to RAS 215 ns 100 twvP Write Command Hold Time, to RAS 215 ns 100 twvP Write Command to RAS Lead Time 130 ns 1100 tcwL Write Command to CAS Lead Time 130 ns 1100 tbps Data-In Set-Up Time 0 ns 1100 tDH Data-In Hold Time, to RAS 215 ns 1100 tDHR Data-In Hold Time, to RAS 215 ns 1100 tDHR Data-In Hold Time, to RAS 215 ns 1100	tRC	Random Write Cycle Time	490		ns	
twcs Write Command Set-Up Time 0 ns 9 twcH Write Command Hold Time 100 ns 9 twcR Write Command Hold Time, to RAS 215 ns 100 ns twcR Write Command Hold Time, to RAS 215 ns 100 ns 100 ns twp Write Command Hold Time, to RAS 215 ns 100 ns 100 ns 100 1	tRAS	RAS Pulse Width	300	10000	ns	1
Write Command Hold Time 100 ns twCH Write Command Hold Time, to RAS 215 ns twCR Write Command Hold Time, to RAS 215 ns twP Write Command Pulse Width 100 ns tRWL Write Command to RAS Lead Time 130 ns tcWL Write Command to CAS Lead Time 130 ns tDS Data-In Set-Up Time 0 ns tDH Data-In Hold Time, to RAS 215 ns tDHR Data-In Hold Time, to RAS 215 ns	tCAS	CAS Pulse Width	180	10000	ns	1
twcr Write Command Hold Time, to RAS 215 ns twp Write Command Pulse Width 100 ns tRwL Write Command to RAS Lead Time 130 ns tcwL Write Command to CAS Lead Time 130 ns tcwL Write Command to CAS Lead Time 130 ns tDS Data-In Set-Up Time 0 ns tDH Data-In Hold Time 80 ns tDHR Data-In Hold Time, to RAS 215 ns	twcs	Write Command Set-Up Time	0		ns	9
twcra Write Command Hold Time, to RAS 215 ns twp Write Command Pulse Width 100 ns tRwL Write Command to RAS Lead Time 130 ns tcwL Write Command to CAS Lead Time 130 ns tCWL Write Command to CAS Lead Time 130 ns tDS Data-In Set-Up Time 0 ns tDH Data-In Hold Time, to RAS 215 ns tDHR Data-In Hold Time, to RAS 215 ns	twch	Write Command Hold Time	100		ns	
twp Write Command Pulse Width 100 ns tRwL Write Command to RAS Lead Time 130 ns tcwL Write Command to CAS Lead Time 130 ns tcwL Write Command to CAS Lead Time 130 ns tDS Data-In Set-Up Time 0 ns tDH Data-In Hold Time, to RAS 215 ns D-MODIFY-WRITE CYCLE Image: Command to CAS Lead Time 100 Image: Command to CAS Lead Time	twcR	Write Command Hold Time, to RAS	215		ns	
tRWL Write Command to RAS Lead Time 130 ns tcWL Write Command to CAS Lead Time 130 ns tDS Data-In Set-Up Time 0 ns tDH Data-In Hold Time 80 ns tDHR Data-In Hold Time, to RAS 215 ns	twp	Write Command Pulse Width	100		ns	
tCWL Write Command to CAS Lead Time 130 ns tDS Data-In Set-Up Time 0 ns tDH Data-In Hold Time 80 ns tDHR Data-In Hold Time, to RAS 215 ns	tRWL	Write Command to RAS Lead Time	130		ns	
tDS Data-In Set-Up Time 0 ns tDH Data-In Hold Time 80 ns tDHR Data-In Hold Time, to RAS 215 ns	tcwL	Write Command to CAS Lead Time	130		ns	
tDH Data-In Hold Time 80 ns tDHR Data-In Hold Time, to RAS 215 ns D-MODIFY-WRITE CYCLE	tDS	Data-In Set-Up Time	0		ns	
tDHR Data-In Hold Time, to RAS 215 ns D-MODIFY-WRITE CYCLE	tDH	· · · · · · · · · · · · · · · · · · ·	80		ns	
D-MODIFY-WRITE CYCLE	tDHR	Data-In Hold Time, to RAS	215		ns	
		L	1		L	l
	tRWC	Read-Modify-Write Cycle Time	580		ns	[

RAM

3-79



A.C. CHARACTERISTICS NOTES (From Previous Page)

1. All voltages referenced to Vss.

RAM

- Eight cycles are required after power-up or prolonged periods (greater than 2ms) of RAS inactivity before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
- 3. A.C. Characteristics assume $t_T = 5ns$.
- Assume that $t_{BCD} \leq t_{BCD}$ (max.). If t_{BCD} is greater than t_{BCD} 4. (max.) then tRAC will increase by the amount that tRCD exceeds tRCD (max.).
- Load = 2 TTL loads and 100pF. 5.
- 6. Assumes $t_{RCD} \ge t_{RCD}$ (max.).

- 7. tRCD (max.) is specified as a reference point only; if tRCD is less than t_{RCD} (max.) access time is t_{RAC} , if t_{RCD} is greater than t_{RCD} (max.) access time is tRCD + tCAC.
- 8. tT is measured between VIH (min.) and VIL (max.).
- 9. twcs, tcwp and tRwp are specified as reference points only. If twcs \geq twcs (min.) the cycle is an early write cycle and the data out pin will remain high impedance throughout the entire cycle. If $t_{CWD} \ge t_{CWD}$ (min.) and $t_{RWD} \ge t_{RWD}$ (min.), the cycle is a read-modify-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.

WAVEFORMS

READ-MODIFY-WRITE CYCLE



RAM

RAS-ONLY REFRESH CYCLE







NOTES: 1.2. V_{IH} MIN AND V_{IL} MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF INPUT SIGNALS. 3.4. V_{OH MIN} AND V_{OL MAX} ARE REFERENCE LEVELS FOR MEASURING TIMING OF D_{OUT}. 5. topF IS MEASURED TO I_{OUT} \leq |L_O|. 6. tops AND topH ARE REFERENCED TO CAS OR WE, WHICHEVER OCCURS LAST. 7. topH ARE REFERENCED TO TO THE TRAILING EDGE OF CAS OR TAS, WHICHEVER OCCURS FIRST. 8. topP REOURDEMENT IS ONLY APPLICABLE FOR TAS/CAS CYCLES PRECEEDED BY A CAS-ONLY CYCLE (i.e., FOR SYSTEMS WHERE CAS HAS NOT BEEN DECODED WITH TAS).

ć

TYPICAL CHARACTERISTICS^[1]

RAM



NOTES: See following page for Typical Characteristics Notes.

TYPICAL CHARACTERISTICS ^[1]



3-83

the appropriate family of curves.

RAM

D.C. AND A.C. CHARACTERISTICS, PAGE MODE^[7,8,11]

 $T_A = 0^{\circ}C \text{ to } 70^{\circ}C, V_{DD} = 12V \pm 5\%, V_{CC} = 5V \pm 10\%, V_{BB} = -5V \pm 10\%, V_{SS} = 0V, \text{ unless otherwise noted}.$ For Page Mode Operation order 2117 S6117.

		2117-5 S6117			
Symbol	Parameter	Min.	Max.	Unit	Notes
tPC	Page Mode Read or Write Cycle	310		ns	
tрсм	Page Mode Read Modify Write	405		ns	
tCP	CAS Precharge Time, Page Cycle	120		ns	
trpm	RAS Pulse Width, Page Mode	300	10,000	ns	
tcas	CAS Pulse Width	180	10,000	ns	
IDD4	V _{DD} Supply Current Page Mode, Minimum t _{PC} , Minimum t _{CAS}		26	mA	9

WAVEFORMS



NOTES: 1,2. VIH MIN AND VIL MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF INPUT SIGNALS. 3,4. VOH MIN AND VOL MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF DOUT

- 5. toFF IS MEASURED TO IOUT < IILOI.
- 6. ROF IS REFERENCED TO THE TRAILING EDGE OF CAS OR RAS, WHICHEVER OCCURS FIRST.
 7. ALL VOLTAGES REFERENCED TO V_{SS}.
 8. AC CHARACTERISTIC ASSUME t₁ = 5ns.
 9. SEE THE TYPICAL CHARACTERISTICS SECTION FOR VALUES OF THIS PARAMETER UNDER ALTERNATE CONDITIONS.

- UNDER ALTERNATE CONUTIONS. 10. t_{CRP} REQUIREMENT IS ONLY APPLICABLE FOR RAS/CAS CYCLES PRECEEDED BY A CAS-ONLY CYCLE (i.e., FOR SYSTEMS WHERE CAS HAS NOT BEEN DECODED WITH RAS). 11. ALL PREVIOUSLY SPECIFIED A.C. AND D.C. CHARACTERISTICS ARE APPLICABLE TO THEIR
- RESPECTIVE PAGE MODE DEVICE (i.e., 2117-5, S6117 WILL OPERATE AS A 2117-5).



PAGE MODE WRITE CYCLE

PAGE MODE READ-MODIFY-WRITE CYCLE



NOTES: 1,2. VIH MIN AND VIL MAX ARE REFERENCE LEVELS FOR MEASURING TIMING OF INPUT SIGNALS.

3.4. V_{OH MIN} AND V_{OL MAX} ARE REFERENCE LEVELS FOR MEASURING TIMING OF D_{OUT}. 5. tope IS MEASURED TO I_{OUT} \leq |I_{LO}|.

6. Top F IS MEASURED TO 100 T % |ILG).
 6. Top AND t_{DH} ARE REFERENCED TO CAS OR WE, WHICHEVER OCCURS LAST.
 7. TopR REQUIREMENT IS ONLY APPLICABLE FOR RAS/CAS CYCLES PRECEEDED BY A CAS-ONLY CYCLE (i.e., FOR SYSTEMS WHERE CAS HAS NOT BEEN DECODED WITH RAS).

APPLICATIONS

READ CYCLE

A Read cycle is performed by maintaining Write Enable $\overline{(WE)}$ high during a RAS/CAS operation. The output pin of a selected device will remain in a high impedance state until valid data appears at the output at access time.

Device access time, t_{ACC} , is the longer of the two calculated intervals:

1. $t_{ACC} = t_{RAC} OR$ 2. $t_{ACC} = t_{RCD} + t_{CAC}$

Access time from \overline{RAS} , t_{RAC}, and access time from \overline{CAS} , t_{CAC}, are device parameters. Row to column address strobe delay time, t_{RCD}, are system dependent timing parameters. For example, substituting the device parameters of the $\overline{2}117$ yields:

- 3. t_{ACC} = t_{RAC} = 300nsec for 80nsec $\leq t_{RCD} \leq 120$ nsec OR
- 4. $t_{ACC} = t_{RCD} + t_{CAC} = t_{RCD} + 180$ for $t_{RCD} > 120$ nsec

Note that if 80nsec $\leq t_{RCD} \leq 120$ nsec device access time is determined by equation 3 and is equal to t_{RAC} . If $t_{RCD} > 120$ nsec, access time is determined by equation 4. This 40nsec interval (shown in the t_{RCD} inequality in equation 3) in which the falling edge of CAS can occur without affecting access time is provided to allow for system timing skew in the generation of CAS.

REFRESH CYCLES

Each of the 128 rows of the 2117 must be refreshed every 2 milliseconds to maintain data. Any memory cycle:

- 1. Read Cycle
- Write Cycle (Early Write, Delayed Write or Read-Modify-Write)
- 3. RAS-only Cycle

refreshes the selected row as defined by the low order (\overline{RAS}) addresses. Any Write cycle, of course, may change the state of the selected cell. Using a Read, Write, or Read-Modify-Write cycle for refresh is not recommended for systems which utilize "wire-OR" outputs since output bus contention will occur.

A \overline{RAS} -only refresh cycle is the recommended technique for most applications to provide for data retention. A \overline{RAS} only refresh cycle maintains the D_{OUT} in the high impedance state with a typical power reduction of 20% over a Read or Write cycle.

RAS/CAS TIMING

 \overline{RAS} and \overline{CAS} have minimum pulse widths as defined by tRAS and tCAS respectively. These minimum pulse widths must be maintained for proper device operation and data integrity. A cycle, once begun by driving \overline{RAS} and/or \overline{CAS} low must not be ended or aborted prior to fulfilling the minimum clock signal pulse width(s). A new cycle can not begin until the minimum precharge time, tRP, has been met.

DATA OUTPUT OPERATION

The 2117 Data Output (D_{OUT}) , which has three-state capability, is controlled by CAS. During CAS high state (CAS at V_{IH}) the output is in the high impedance state. The following table summarizes the D_{OUT} state for various types of cycles.

Intel 2117 Data Output Operation for Various Types of Cycles

Type of Cycle	D _{OUT} State
Read Cycle	Data From Addressed
	Memory Cell
Early Write Cycle	HI-Z
RAS-Only Refresh Cycle	HI-Z
CAS-Only Cycle	HI-Z
Read/Modify/Write Cycle	Data From Addressed
	Memory Cell
Delayed Write Cycle	Indeterminate

HIDDEN REFRESH

A feature of the 2117 is that refresh cycles may be performed while maintaining valid data at the output pin. This feature is referred to as Hidden Refresh. Hidden Refresh is performed by holding \overrightarrow{CAS} at V_{IL} and taking \overrightarrow{RAS} high and after a specified precharge period (tRP), executing a " \overrightarrow{RAS} -Only" refresh cycle, but with \overrightarrow{CAS} held low (see Figure below).



This feature allows a refresh cycle to be "hidden" among data cycles without affecting the data availability.

POWER ON

The 2117 requires no power on sequence providing absolute maximum ratings are not exceeded. After the application of supply voltages or after extended periods of bias (greater than 2 milliseconds) without clocks, the device must perform a minimum of eight initialization cycles (any combination of cycles containing a RAS clock, such as RAS-Only refresh) prior to normal operation.

POWER SUPPLY DECOUPLING/DISTRIBUTION

It is recommended that a 0.1μ F ceramic capacitor be connected between V_{DD} and V_{SS} at every other device in the memory array. A 0.1μ F ceramic capacitor should also be connected between V_{BB} and V_{SS} at every other device (preferably the alternate devices to the V_{DD} decoupling). For each 16 devices, a 10μ F tantalum or equivalent capacitor should be connected between V_{DD} and V_{SS} near the array. An equal or slightly smaller bulk capacitor is also recommended between V_{BB} and V_{SS} for every 32 devices.

The V_{CC} supply is connected only to the 2117 output buffer and is not used internally. The load current from the V_{CC} supply is dependent only upon the output loading and

is associated with the input high level current to a TTL gate and the output leakage currents of any OR-tied 2117's (typically 100μ A or less total). Intel recommends that a 0.1 or 0.01μ F ceramic capacitor be connected between V_{CC} and V_{SS} for every eight memory devices.

Due to the high frequency characteristics of the current waveforms, the inductance of the power supply distribution system on the array board should be minimized. It is recommended that the V_{DD}, V_{BB}, and V_{SS} supply lines be gridded both horizontally and vertically at each device in the array. This technique allows use of double sided circuit boards with noise performance equal to or better than multi-layered circuit boards.



64K BYTE STORAGE ARRAY LAYOUT