

16 384-BIT (16 384-WORD BY 1-BIT) DYNAMIC RAM

DESCRIPTION


This is a family of 16 384-word by 1-bit dynamic RAMs, fabricated with the N-channel silicon-gate MOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of double-layer poly-silicon process technology and a single-transistor dynamic storage cell provide high circuit density at reduced costs, and the use of dynamic circuitry including sense amplifiers assures low power dissipation. Multiplexed address inputs permit both a reduction in pins to the standard 16-pin package configuration and an increase in system densities.

FEATURES

Type name	Access time (max) (ns)	Cycle time (min) (ns)	Power dissipation (typ) (mW)
MSK 4116 P-2, S-2	150	320	330
MSK 4116 P-3, S-3	200	375	280
MSK 4116 P-4, S-4	250	410	260

- Standard 16-pin package
- Voltage range on all power supplies (V_{DD} , V_{CC} , V_{BB}): $\pm 10\%$
- Low standby power dissipation: 19.8mW (max)
- Low operating power dissipation: 462mW (max)
- Unlatched output enables two-dimensional chip selection and extended page boundary
- Early-write operation gives common I/O capability
- Read-modify-write, RAS-only refresh, and page-mode capabilities
- All input terminals have low input capacitance and are directly TTL-compatible
- Output is three-state and directly TTL-compatible
- 128 refresh cycles

PIN CONFIGURATION (TOP VIEW)



4

Outline 16P1 (M5K 4116 P) 16S1 (M5K 4116 S)

- Interchangeable with Mostek's MK4116 in both electrical characteristics and pin configuration

APPLICATION

- Main memory unit for computers


FUNCTION

The M5K4116P and S provide, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., page mode, RAS-only refresh, and delayed-write. The input conditions for each are shown below.

Operation	Inputs						Output D _{out}	Re-fresh	Remarks
	RAS	CAS	R/W	DIN	Row address	Column address			
Read	ACT	ACT	NAC	DNC	APD	APD	VLD	YES	Page mode
Write	ACT	ACT	ACT	VLD	APD	APD	OPN	YES	identical except refresh is NO
Read-modify-write	ACT	ACT	ACT	VLD	APD	APD	VLD	YES	
RAS-only refresh	ACT	NAC	DNC	APD	DNC	OPN	YES		
Standby	NAC	DNC	DNC	DNC	DNC	OPN	NO		

Note : ACT : active ; NAC : nonactive ; DNC : don't care ; VLD : valid ; APD : applied ; OPN : open

BLOCK DIAGRAM



M5K 4116 P-2, S-2; P-3, S-3; P-4, S-4**16 384-BIT (16 384-WORD BY 1-BIT) DYNAMIC RAM****SUMMARY OF OPERATIONS****Addressing**

To select one of the 16 384 memory cells in the M5K 4116 P and S, the 14-bit address signal must be multiplexed into 7 address signals, which are then latched into the on-chip latch by two externally-applied clock pulses. First, the negative-going edge of the row-address-strobe pulse ($\overline{\text{RAS}}$) latches the 7 row-address bits; next, the negative-going edge of the column-address-strobe pulse ($\overline{\text{CAS}}$) latches the 7 column-address bits. Timing of the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks can be selected by either of the following two methods:

1. The delay time from $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ $t_{d(\overline{\text{RAS}}, \overline{\text{CAS}})}$ is set between the minimum and maximum values of the limits. In this case, the internal $\overline{\text{CAS}}$ control signals are inhibited almost until $t_{d(\overline{\text{RAS}}, \overline{\text{CAS}})} \text{ max}$ ('gated $\overline{\text{CAS}}$ ' operation). The external $\overline{\text{CAS}}$ signal can be applied with a margin not affecting the on-chip circuit operations, e.g. access time, and the address inputs can be easily changed from row address to column address.
2. The delay time $t_{d(\overline{\text{RAS}}, \overline{\text{CAS}})}$ is set larger than the maximum value of the limits. In this case the internal inhibition of $\overline{\text{CAS}}$ has already been released, so that the internal $\overline{\text{CAS}}$ control signals are controlled by the externally applied $\overline{\text{CAS}}$, which also controls the access time.

Data Input

Data to be written into a selected cell is strobed by the later of the two negative transitions of R/W input and $\overline{\text{CAS}}$ input. Thus when the R/W input makes its negative transition prior to $\overline{\text{CAS}}$ input (early write), the data input is strobed by $\overline{\text{CAS}}$, and the negative transition of $\overline{\text{CAS}}$ is set as the reference point for set-up and hold times. In the read-write or read-modify-write cycles, however, when the R/W input makes its negative transition after $\overline{\text{CAS}}$, the R/W negative transition is set as the reference point for set-up and hold times.

Data Output Control

The output of the M5K 4116 P and S is in the high-impedance state when $\overline{\text{CAS}}$ is high. When the memory cycle in progress is a read, read-modify-write, or a delayed-write cycle, the data output will go from the high-impedance state to the active condition, and the data in the selected cell will be read. This data output will have the same polarity as the input data. Once the output has entered the active condition, this condition will be maintained until $\overline{\text{CAS}}$ goes high, irrespective of the condition of $\overline{\text{RAS}}$ (for a maximum of 10 μ s).

The output will remain in the high-impedance state throughout the entire cycle in an early-write cycle.

These output conditions, of the M5K 4116 P and S, which can readily be changed by controlling the timing of the write pulse in a write cycle, and the width of the $\overline{\text{CAS}}$

pulse in a read cycle, offer capabilities for a number of applications, as follows.

1. Common I/O Operation

If all write operations are performed in the early-write mode, input and output can be connected directly to give a common I/O data bus.

2. Data Output Hold

The data output can be held between read cycles, without lengthening the cycle time, until the next cycle commences. This enables extremely flexible clock-timing settings for $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$.

3. Two Methods of Chip Selection

Since the output is not latched, $\overline{\text{CAS}}$ is not required to keep the outputs of selected chips in the matrix in a high-impedance state. This means that $\overline{\text{CAS}}$ and/or $\overline{\text{RAS}}$ can both be decoded for chip selection.

4. Extended-Page Boundary

By decoding $\overline{\text{CAS}}$, the page boundary can be extended beyond the 128 column locations in a single chip. In this case, $\overline{\text{RAS}}$ must be applied to all devices.

Page-Mode Operation

This operation allows for multiple-column addressing at the same row address, and eliminates the power dissipation associated with the negative-going edge of $\overline{\text{RAS}}$, because once the row address has been strobed, $\overline{\text{RAS}}$ is maintained. Also, the time required to strobe in the row address for the second and subsequent cycles is eliminated, thereby decreasing the access and cycle times.

Refresh

The refreshing of the dynamic cell matrix is accomplished by performing a memory operation at each of the 128 row-address locations within a 2ms time interval. Any normal memory cycle will perform the refreshing, and $\overline{\text{RAS}}$ -only refresh offers a significant reduction in operating power.

Power Dissipation

Most of the circuitry in the M5K 4116 P and S is dynamic, and most of the power is dissipated when addresses are strobed. Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are decoded and applied to the M5K 4116 P and S as chip-select in the memory system, but if $\overline{\text{RAS}}$ is decoded, all unselected devices go into standby independent of the $\overline{\text{CAS}}$ condition, minimizing system power dissipation.

Power Supplies

Although the M5K 4116 P and S require no particular power-supply sequencing so long as the devices are used within the limits of the absolute maximum ratings, it is recommended that the V_{BB} supply be applied first and removed last. V_{BB} should never be more positive than V_{SS} when power supply is applied to V_{DD} .

Some eight dummy cycles are necessary after power is applied to the device before memory operation is achieved.



16 384-BIT (16 384-WORD BY 1-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions			Limits	Unit
V_{DD}	Supply voltage	With respect to V_{BB}	-0.5	~20	-0.5 ~ 20	V
V_{CC}	Supply voltage		-0.5	~20	-0.5 ~ 20	V
V_{SS}	Supply voltage		-0.5	~20	-0.5 ~ 20	V
V_I	Input voltage		-0.5	~20	-0.5 ~ 20	V
V_O	Output voltage		-0.5	~20	-0.5 ~ 20	V
V_{DD}	Supply voltage		-1	~15	-1 ~ 15	V
V_{CC}	Supply voltage	With respect to V_{SS}	-1	~15	-1 ~ 15	V
$V_{BB} - V_{SS}$	Supply voltage		$V_{DD} - V_{SS} > 0$	0	0	V
I_O	Output current			50	mA	
P_d	Power dissipation	M5K4116S	$T_a = 25^\circ C$	1000	mW	
		M5K4116P	$T_a = 25^\circ C$	700	mW	
T_{opr}	Operating free-air temperature range			0 ~ 70		°C
T_{stg}	Storage temperature range	M5K4116S		-65 ~ 150		°C
		M5K4116P		-40 ~ 125		°C

4

RECOMMENDED OPERATING CONDITIONS ($T_a = 0 \sim 70^\circ C$, unless otherwise noted. Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V_{DD}	Supply voltage	10.8	12	13.2	V
V_{CC}	Supply voltage (Note 2)	4.5	5	5.5	V
V_{SS}	Supply voltage	0	0	0	V
V_{BB}	Supply voltage	-4.5	-5	-5.7	V
V_{IH1}	High-level input voltage, RAS, CAS, RW	2.7		7	V
V_{IH2}	High-level input voltage, A0 ~ A6, DIN	2.4		7	V
V_{IL}	Low-level input voltage, all inputs	-1		0.8	V

Note 1 : All voltages with respect to V_{SS} . Apply V_{BB} power supply first, prior to other power supplies, and remove last.

2 : The output voltage will swing from V_{SS} to V_{CC} when output loading current is zero. In standby mode V_{CC} may be reduced to V_{SS} without affecting refresh operations or data retention, but the V_{OH} min specification is not guaranteed in this mode.

ELECTRICAL CHARACTERISTICS

($T_a = 0 \sim 70^\circ C$, $V_{DD} = 12V \pm 10\%$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $-5.7V \leq V_{BB} \leq -4.5V$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
I_{OH}	High-level output voltage (Note 2)	$I_{OH} = -5$ mA	2.4		V_{CC}	V
I_{OL}	Low-level output voltage (Note 2)	$I_{OL} = 4.2$ mA	0		0.4	V
I_{OZ}	Off-state output current	DOUT floating $0V \leq V_{OUT} \leq 5.5V$	-10		10	μA
I_I	Input current	$V_{BB} = -5V$, $0V \leq V_{IN} \leq 7V$ All other pins = 0V	-10		10	μA
$I_{DD1(AV)}$	Average supply current from V_{DD} , operating	RAS, CAS cycling			35	mA
$I_{CC1(AV)}$	Average supply current from V_{CC} , operating (Note 4)	$t_C(RD) = t_C(WR) = \text{min}$			—	
$I_{BB1(AV)}$	Average supply current from V_{BB} , operating				200	μA
I_{DD2}	Supply current from V_{DD} , standby				1.5	mA
I_{CC2}	Supply current from V_{CC} , standby	RAS = V_{IH} DOUT = floating	-10	10	μA	
I_{BB2}	Supply current from V_{BB} , standby				100	μA
$I_{DD3(AV)}$	Average supply current from V_{DD} , refreshing	RAS cycling CAS = V_{IH}			27	mA
$I_{CC3(AV)}$	Average supply current from V_{CC} , refreshing	$t_C(REF) = \text{min}$	-10	10	μA	
$I_{BB3(AV)}$	Average supply current from V_{BB} , refreshing				200	μA
$I_{DD4(AV)}$	Average supply current from V_{DD} , page mode	RAS = V_{IL} , CAS cycling			27	mA
$I_{CC4(AV)}$	Average supply current from V_{CC} , page mode (Note 4)	$t_C(PG) = \text{min}$			—	
$I_{BB4(AV)}$	Average supply current from V_{BB} , page mode				200	μA
$C_{I(AD)}$	Input capacitance, address inputs				5	pF
$C_{I(DA)}$	Input capacitance, data input	$V_I = V_{SS}$			5	pF
$C_{I(R/W)}$	Input capacitance, read/write control input	$f = 1MHz$			7	pF
$C_{I(RAS)}$	Input capacitance, RAS input	$V_I = 25mVrms$			10	pF
$C_{I(CAS)}$	Input capacitance, CAS input				10	pF
C_O	Output capacitance	$V_O = V_{SS}$, $f = 1MHz$, $V_I = 25mVrms$			7	pF

Note 3 : Except for I_{BB} , current flowing into an IC is positive ; out is negative

4 : V_{CC} is connected only to the output buffer, so that I_{CC1} and I_{CC4} depend upon output loading.

M5K 4116 P-2, S-2; P-3, S-3; P-4, S-4**16 384-BIT (16 384-WORD BY 1-BIT) DYNAMIC RAM****TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Page-Mode Cycles)**

(Ta = 0 ~ 70°C, VDD = 12V ± 10%, VCC = 5V ± 10%, VSS = 0V, -5.7V ≤ VBB ≤ -4.5V, unless otherwise noted. See notes 5, 6, and 7.)

Symbol	Parameter	Alternative Symbol	M5K 4116 P-2, S-2		M5K 4116 P-3, S-3		M5K 4116 P-4, S-4		Unit	
			Limits		Limits		Limits			
			Min	Max	Min	Max	Min	Max		
tC(REF)	Refresh cycle time	tREF		2		2		2	ms	
tW(RASH)	RAS high pulse width	tRP	100		120		150		ns	
tW(RASL)	RAS low pulse width	tRAS	150	10000	200	10000	250	10000	ns	
tW(CASL)	CAS low pulse width (Note 8)	tCAS	100		135		165		ns	
tH(RAS-CAS)	CAS hold time with respect to RAS	tCSH	150		200		250		ns	
tH(CAS-RAS)	RAS hold time with respect to CAS	tRSH	100		135		165		ns	
tD(RAS-CAS)	Delay time, RAS to CAS (Note 9)	tRCD	20	50	25	65	35	85	ns	
tD(CAS-RAS)	Delay time, CAS to RAS	tCRD	-20		-20		-20		ns	
tSU(RA-RAS)	Row address setup time with respect to RAS	tASR	0		0		0		ns	
tSU(CA-CAS)	Column address setup time with respect to CAS	tASC	-10		-10		-10		ns	
tH(RAS-RA)	Row address hold time with respect to RAS	tRAH	20		25		35		ns	
tH(CAS-CA)	Column address hold time with respect to CAS	tCAH	45		55		75		ns	
tH(RAS-CA)	Column address hold time with respect to RAS	tAR	95		120		160		ns	
tTHL	Transition time	tT	3	35	3	50	3	50	ns	

Note 5 : After power supply is applied, some eight dummy cycles are required before memory operation is achieved. RAS/CAS refresh cycles or RAS read-only cycles are suitable as dummy cycles. Once power is applied, it is also recommended to keep the RAS at high-level for more than 3μs before the dummy cycles, or to keep the RAS high pulse width tW(RASH) more than 3μs for a minimum of one dummy cycle.

6 : The switching characteristics are defined as tTHL = tTLH = 5ns.

7 : Reference levels of input signals are VIH1 min. - VIH2 min. and Vil max. Reference levels for transition time are also between VIH1 or VIH2 and Vil.

8 : Assumes that tD(RAS-CAS) ≥ tD(RAS-CAS) max. If tD(RAS-CAS) < tD(RAS-CAS) max · tW(CASL) will be increased by the amount that tD(RAS-CAS) has decreased.

9 : The maximum value of tD(RAS-CAS) does not define the limit of operation, but is specified as a reference point only; if tD(RAS-CAS) is greater than the specified tD(RAS-CAS) max limit, then access time is controlled exclusively by tA(CAS).

SWITCHING CHARACTERISTICS (Ta = 0 ~ 70°C, VDD = 12V ± 10%, VCC = 5V ± 10%, VSS = 0V, -5.7V ≤ VBB ≤ -4.5V, unless otherwise noted)**Read Cycle**

Symbol	Parameter	Alternative Symbol	M5K 4116 P-2, S-2		M5K 4116 P-3, S-3		M5K 4116 P-4, S-4		Unit	
			Limits		Limits		Limits			
			Min	Max	Min	Max	Min	Max		
tC(RD)	Read cycle time	tRC	320		375		410		ns	
tSU(RD-CAS)	Read set-up time with respect to CAS	tRCS	0		0		0		ns	
tH(CAS-RD)	Read hold time with respect to CAS	tRCH	0		0		0		ns	
tH(CAS-OUT)	Data-out hold time	tOFF	0	40	0	50	0	60	ns	
tA(CAS)	CAS access time (Note 10)	tCAC		100		135		165	ns	
tA(RAS)	RAS access time (Note 11)	tRAC		150		200		250	ns	

Note 10 : This is the value when tD(RAS-CAS) ≥ tD(RAS-CAS) max. Test conditions : Load = 2TTL, CL=100pF

11 : This is the value when tD(RAS-CAS) < tD(RAS-CAS) max. When tD(RAS-CAS) ≥ tD(RAS-CAS) max,

tA(RAS) increases by the amount of increase of tD(RAS-CAS). Test conditions : Load = 2TTL, CL=100pF

Write Cycle

Symbol	Parameter	Alternative Symbol	M5K 4116 P-2, S-2		M5K 4116 P-3, S-3		M5K 4116 P-4, S-4		Unit	
			Limits		Limits		Limits			
			Min	Max	Min	Max	Min	Max		
tC(WR)	Write cycle time	tRC	320		375		410		ns	
tSU(WR-CAS)	Write set-up time with respect to CAS (Note 12)	tWCS	-20		-20		-20		ns	
tH(CAS-WR)	Write hold time with respect to CAS	tWCH	45		55		75		ns	
tH(RAS-WR)	Write hold time with respect to RAS	tWCR	95		120		160		ns	
tH(WR-RAS)	RAS hold time with respect to write	tRWL	50		70		85		ns	
tH(WR-CAS)	CAS hold time with respect to write	tCWL	50		70		85		ns	
tW(WR)	Write pulse width	tWP	45		55		75		ns	
tSU(DA-CAS)	Data-in setup time with respect to CAS	tDS	0		0		0		ns	
tH(CAS-DA)	Data-in hold time with respect to CAS	tDH	45		55		75		ns	
tH(RAS-DA)	Data-in hold time with respect to RAS	tDHR	95		120		160		ns	

M5K 4116 P-2, S-2; P-3, S-3; P-4, S-4**16 384-BIT (16 384-WORD BY 1-BIT) DYNAMIC RAM****Read-Write and Read-Modify-Write Cycles**

Symbol	Parameter	Alternative symbol	M5K 4116 P-2, S-2		M5K 4116 P-3, S-3		M5K 4116 P-4, S-4		Unit	
			Limits		Limits		Limits			
			Min	Max	Min	Max	Min	Max		
$t_{C(RMW)}$	Read-modify-write cycle time	t_{RWC}	320		405		500		ns	
$t_{C(RW)}$	Read-write cycle time	t_{RWC}	320		375		425		ns	
$t_{H(WR-RAS)}$	\bar{RAS} hold time with respect to write	t_{RWL}	50		70		85		ns	
$t_{H(WR-CAS)}$	CAS hold time with respect to write	t_{CWL}	50		70		85		ns	
$t_{W(WR)}$	Write pulse width	t_{WP}	45		55		75		ns	
$t_{SU(WR-CAS)}$	Read set-up time with respect to CAS	t_{RCS}	0		0		0		ns	
$t_{D(\bar{RAS}-WR)}$	Delay time, \bar{RAS} to write (Note 12)	t_{RWD}	110		145		175		ns	
$t_{D(\bar{CAS}-WR)}$	Delay time, \bar{CAS} to write (Note 12)	t_{CWD}	60		80		90		ns	
$t_{SU(DA-WR)}$	Data-in set-up time with respect to write	t_{DS}	0		0		0		ns	
$t_{H(WR-DA)}$	Data-in hold time with respect to write	t_{DH}	45		55		75		ns	
$t_{H(\bar{CAS}-OUT})$	Data-out hold time with respect to CAS	t_{OFF}	0	40	0	50	0	60	ns	
$t_{a(CAS)}$	CAS access time (Note 10)	t_{CAC}			100		135		165	
$t_{a(RAS)}$	RAS access time (Note 11)	t_{RAC}			150		200		250	

Note 12 : $t_{SU(WR-CAS)}$, $t_{D(\bar{RAS}-WR)}$, and $t_{D(\bar{CAS}-WR)}$ do not define the limits of operation, but are included as electrical characteristics only.



When $t_{SU(WR-CAS)} \geq t_{SU(WR-CAS)}$ min, an early-write cycle is performed, and the data output keeps the high-impedance state.

When $t_{D(\bar{RAS}-WR)} \geq t_{D(\bar{RAS}-WR)}$ min and $t_{D(\bar{CAS}-WR)} \geq t_{D(\bar{CAS}-WR)}$ min, a read-modify-write cycle is performed, and the data of the selected address will be read out on the data outputs.

For all conditions other than those described above the condition of data output is not defined.


Page-Mode Cycle

Symbol	Parameter	Alternative symbol	M5K 4116 P-2, S-2		M5K 4116 P-3, S-3		M5K 4116 P-4, S-4		Unit	
			Limits		Limits		Limits			
			Min	Max	Min	Max	Min	Max		
$t_c(PG)$	Page-mode cycle time	t_{PC}	170		225		275		ns	
$t_w(CA\bar{S}H)$	CAS high pulse width	t_{CP}	60		80		100		ns	

16 384-BIT (16 384-WORD BY 1-BIT) DYNAMIC RAM**TIMING DIAGRAMS****Read Cycle****Write and Early Write Cycles**


16 384-BIT (16 384-WORD BY 1-BIT) DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles





4

RAS-Only Refresh Cycle



Note 13 : CAS = VIH1. R/W = don't care.

16 384-BIT (16 384-WORD BY 1-BIT) DYNAMIC RAM**Page-Mode Read Cycle****Page-Mode Write Cycle**



Note 14 :







Indicates the don't care input.









The center-line indicates the high-impedance state.

16 384-BIT (16 384-WORD BY 1-BIT) DYNAMIC RAM**TYPICAL CHARACTERISTICS****NORMALIZED ACCESS TIME VS.
SUPPLY VOLTAGE V_{DD}** **NORMALIZED ACCESS TIME VS.
AMBIENT TEMPERATURE**


4

**NORMALIZED ACCESS TIME VS.
SUPPLY VOLTAGE V_{BB}** **AVERAGE SUPPLY CURRENT FROM V_{DD} ,
OPERATING MODE VS. SUPPLY VOLTAGE****NORMALIZED ACCESS TIME VS.
SUPPLY VOLTAGE V_{CC}** **AVERAGE SUPPLY CURRENT FROM V_{DD} ,
OPERATING MODE VS. AMBIENT TEMPERATURE**


16 384-BIT (16 384-WORD BY 1-BIT) DYNAMIC RAM

16 384-BIT (16 384-WORD BY 1-BIT) DYNAMIC RAM


AVERAGE SUPPLY CURRENT FROM V_{DD}, PAGE MODE VS. SUPPLY VOLTAGE




RAS, CAS, R/W INPUT VOLTAGE V_{IH1}, V_{IL1} VS. SUPPLY VOLTAGE




AVERAGE SUPPLY CURRENT FROM V_{DD}, PAGE MODE VS. AMBIENT TEMPERATURE




RAS, CAS, R/W INPUT VOLTAGE V_{IH1}, V_{IL1} VS. SUPPLY VOLTAGE



AVERAGE SUPPLY CURRENT FROM V_{DD}, PAGE MODE VS. FREQUENCY



RAS, CAS, R/W INPUT VOLTAGE V_{IH1}, V_{IL1} VS. AMBIENT TEMPERATURE



16 384-BIT (16 384-WORD BY 1-BIT) DYNAMIC RAM