
SIEMENS

262,144-Bit Dynamic RAM

HYB 41256-10/-12/-15

- 262,144 × 1-bit organization
- Industry standard 16 pins
- Single + 5 V supply, ± 10 % tolerance
- Low power dissipation:
 - 358 mW active (max.)
 - 28 mW standby (max.)
- 100 ns access time
 - 200 ns cycle time (HYB 41256-10)
 - 120 ns access time
 - 220 ns cycle time (HYB 41256-12)
 - 150 ns access time
 - 260 ns cycle time (HYB 41256-15)
- All inputs and outputs TTL-compatible
- On-chip substrate bias generator
- Tristate data output
- Read, write, read-modify-write, RAS-only refresh, hidden-refresh
- Common I/O capability using "early write" operation
- Page mode read and write, read-write
- 256 refresh cycles with 4 ms refresh period
- Redundancy incorporated for increasing yield activation via laser links




06.90

The HYB 41256 is a 262,144 word by 1-bit dynamic random access memory. This 5 V-only component is fabricated with Siemens high-performance N-channel silicon gate technology. The use of tantalum polycide provides high speed. A low radiation molding compound protects the chip against soft errors.

Nine multiplexed address inputs permit the HYB 41256 to be packaged in an industry standard 16-pin dual-in-line package. System-oriented features include single power supply with \pm 10 % tolerance, on-chip address and data registers which eliminate the need for interface registers, and fully TTL-compatible inputs and output, including clocks. In addition to the usual read, write and read-modify-write cycles, the HYB 41256 is capable of early and late write cycles, $\overline{\text{RAS}}$ -only refresh, and hidden refresh. Common I/O capability is given by using early write operation.

The HYB 41256 also features page mode which allows high-speed random access of bits in the same row.

The HYB 41256 has the capability of using laser links to perform redundancy.



Functional Description

Device Initialization

Since the HYB 41256 is a dynamic RAM with a single 5 V supply, no power sequencing is required. For power-up, an initial pause of 200 microseconds is necessary for the internal bias generator to establish the proper substrate bias voltage. To initialize the nodes of the dynamic circuitry, a minimum of 8 active cycles of the row address strobe (RAS) has to be performed. This is also necessary after an extended inactive state of greater than 4 milliseconds.

Addressing (A0 - A8)

For selecting one of the 262,144 memory cells, a total of 18 address bits is required. First, 9 row address bits are set up on pins A0 through A8 and latched into the row address latches by the row address strobe (RAS). Then, the 9 column address bits are set up on pins A0 through A8 and latched into the column address latches by the column address strobe (CAS). All input addresses must be stable on the falling edges of RAS and CAS. It should be noted that RAS is similar to a "chip enable" insofar as it activates the sense amplifiers as well as the row decoder. CAS is used as a chip select activating the column decoder and the input and output buffers.

Write Enable (WE)

The read or write mode is selected with the $\overline{\text{WE}}$ input. A logic high (V_{IH}) on $\overline{\text{WE}}$ dictates read mode; logic low (V_{IL}) dictates write mode. The data input is disabled when read mode is selected. When $\overline{\text{WE}}$ goes low prior to $\overline{\text{CAS}}$, data output (DO) will remain in the high-impedance state for the entire cycle permitting common I/O operation.

Data Input (DI)

Data is written during a write or read-modify-write cycle. The falling edge of \overline{CAS} or \overline{WE} strobes data into the on-chip data latch. In an early write cycle \overline{WE} is brought low prior to \overline{CAS} and the data is strobed in by \overline{CAS} with setup and hold times referenced to this signal.

Data Output (DO)

The output is tristate TTL-compatible with a fan-out of two standard TTL loads. DO has the same polarity as DI. The output is in a high-impedance state until CAS is brought low. In a read cycle or read-write cycle, the output is valid after trace from transition of RAS when trace (min.) is satisfied, or after trace from transition of CAS when the transition occurs after trace (max.). In an early write cycle, the output is always in the high-impedance state. In a delayed write or read-modify-write cycle, the output will follow the sequence for the read cycle. With CAS going high the output returns to the high-impedance state within toff.

Hidden refresh

 $\overline{\text{RAS}}$ -only refresh cycle may take place while maintaining valid output data. This feature is referred to as hidden refresh. Hidden refresh is performed by holding $\overline{\text{CAS}}$ at V_{IL} of a previous memory read cycle.

Refresh cycle

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffer is in the high-impedance state unless $\overline{\text{CAS}}$ is applied, the $\overline{\text{RAS}}$ -only refresh sequence avoids any signal during refresh. Strobing each of the 256 row addresses (A0 through A7) with $\overline{\text{RAS}}$, causes all bits in each row to be refreshed. $\overline{\text{CAS}}$ can remain high (inactive) for this refresh sequence to conserve power.

Page mode

Page-mode operation allows effectively faster memory access by maintaining the row address and strobing random column addresses on the chip. Thus, the time necessary to setup and strobe sequential row addresses for the same page is no longer required. The maximum number of columns that can be addressed in sequence is determined by t_{RAS} , the maximum $\overline{\text{RAS}}$ low pulse width.

Absolute Maximum Ratings

Operating temperature range Storage temperature range Voltage on any pin relative to *V*ss Power dissipation Data output current (short circuit) 0 to + 70 °C - 65 to + 150 °C - 1 to 7 V 1 W 50 mA

DC Characteristics

 $T_A = 0$ to 70 °C; $V_{SS} = 0$ V, $V_{CC} = +5$ V \pm 10 %

Symbol	Parameter	Lim	nit values	Unit	Test
		min.	max.		condition
VIH	Input high voltage (all inputs)	2.4	Vcc + 1	V	2) 3)
VIL	Input low voltage (all inputs)	- 1.0	0.8	V	2) 3)
Vон	Output high voltage	2.4	_	V	7)
VOL.	Output low voltage	_	0.4	V	8)
ICC1	Average Vcc supply current - 10 fac = 200 ns - 12 fac = 220 ns - 15 fac = 260 ns	_	85 75 65	mA	4)
ICC2	Standby Vcc supply current	-	5	mA	5)
ICC3	Average Vcc supply current during RAS-only refresh cycles - 10 Inc = 200 ns - 12 Inc = 220 ns - 15 Inc = 260 ns	_	70 60 50	mA	4)
ICC4	Average Vcc supply current during page mode - 10 Ipc = 100 ns - 12 Ipc = 120 ns - 15 Ipc = 150 ns	-	70 60 50	mA	4)
II(L)	Input leakage current (any input)	- 10	10	μА	-
IO(L)	Output leakage current (CAS at logic 1, 0 ≤ Vout ≤ 5.5)	- 10	10	μА	_
VCC	Vcc supply voltage	4.5	5.5	V	2)
Vss	Vss supply voltage	0	0	V	2)

Notes see page 40.

Capacitance

Symbol	Parameter	Lim	it values	Unit	Test condition
		min.	max.		
C11	Input capacitance (A0 – A8, DI)		7	рF	6)
CI2	Input capacitance (RAS, CAS, WE)	-	7	pF	6)
СО	Output capacitance (DO, CAS = VIH to disable output)	-	7	pF	6)

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

²⁾ All voltages refered to Vss.

³⁾ Overshooting and undershooting on input levels of 6.5 V or - 2 V for a period of 30 ns max. will not influence function and reliability of the device.

^{4) /}cc depends on frequency of operation. Maximum current is measured at the fastest cycle rate.

⁵⁾ RAS and CAS are both VIH.

⁷⁾ IOH = -5.0 mA

⁸⁾ IOL = + 4.2 mA

AC Test Conditions

Input pulse levels Input rise and fall times Input timing reference levels Output timing reference levels Output load

5 ns between

0 to 3.0 V 0.8 and 2.4 V 0.8 to 2.4 V 0.4 to 2.4 V equivalent to 2 standard TTL loads and 100 pF

AC Characteristics

 $T_A = 0$ to 70 °C; $V_{CC} = +5$ V \pm 10 % (unless otherwise specified; see notes 9, 10, 11)

Symbol	Parameter	Limit values						Unit
		HYB 41256 - 10 - 12			- 15			
		min.	max.	min.	max.	min.	max.	1
<i>t</i> RC	Random read or write cycle time 12)	200	-	220	-	260	-	ns
<i>t</i> nwc	Read-modify-write cycle time 12)	235	-	265	-	310	-	ns
<i>t</i> rac	Access time from RAS 13) 14)	_	100	_	120	_	150	ns
<i>t</i> cac	Access time from CAS 13) 15)	-	50	-	60	-	75	ns
<i>t</i> ras	RAS pulse width	100	104	120	104	150	104	ns
<i>t</i> cas	CAS pulse width	50	-	60	-	75	-	ns
<i>t</i> ref	Refresh period	- 1-	4	-	4	-	4	ms
<i>İ</i> RP	RAS precharge time	90	-	90	-	100	-	ns
<i>t</i> CRP	CAS to RAS precharge time	0	-	0	-	0	-	ns
<i>t</i> rcd	RAS to CAS delay time 16)	25	50	30	60	30	75	ns
<i>t</i> rsh	RAS hold time	50	_	60	-	75	-	ns
<i>t</i> csн	CAS hold time	100	 	120	 -	150	-	ns
<i>t</i> asr	Row address setup time	0	-	0	_	0	-	ns
<i>t</i> RAH	Row address hold time	15	-	20	-	20	-	ns
tasc	Column address setup time	0	_	0	-	0	-	ns
<i>t</i> CAH	Column address hold time	20	-	30	-	30	-	ns
<i>t</i> ar	Column address hold time referenced to RAS 17)	70	-	90	-	105	-	ns
<i>t</i> r	Transition time (rise and fall) 9)	3	50	3	50	3	50	ns
<i>t</i> acs	Read command setup time	0	-	0	_	0	-	ns
<i>t</i> RCH	Read command hold time referenced to CAS 18)	0	_	0	-	0	-	ns
<i>t</i> RRH	Read command hold time referenced to RAS 18)	10	-	10	-	10	-	ns
<i>t</i> off	Output buffer turn-off delay 19)	0	30	0	30	0	40	ns
<i>t</i> wcs	Write command setup time 20)	0	-	0	-	0	-	ns
f wcH	Write command hold time	35	1-	40	-	45	_	ns


Notes see page 42.


AC Characteristics (cont'd)


Symbol	Parameter	Limit values						Unit
		- 10		HYB 41256 - 12		- 15		
		min.	max.	min.	max.	min.	max.	1
t wcr	Write command hold time referenced to RAS 17)	100	-	100	-	120	-	ns
t WP	Write command pulse width	30	-	40	_	45	-	ns
<i>t</i> rwL	Write command to RAS lead time	30	-	40	_	45	Ī-	ns
<i>t</i> cwl	Write command to CAS lead time	30	-	40	-	45	_	ns
<i>t</i> os	Data in setup time 21)	0	-	0	-	0	_	ns
<i>t</i> on	Data in hold time ²¹⁾	30	-	40	-	45	_	ns
<i>t</i> ohr	Data in hold time referenced to RAS 17)	90	-	100	-	120	-	ns
<i>t</i> cwd	CAS to WE delay 20)	50	-	60	_	75	_	ns
<i>t</i> RWD	RAS to WE delay 20)	100	_	120	_	150	-	ns
<i>t</i> RRW	RMW cycle RAS pulse width	140		165	_	200		ns
<i>t</i> crw	RMW cycle CAS pulse width	85	-	105	-	125	-	ns
<i>t</i> PC	Page mode cycle time 12)	100	_	120	-	145	Ι-	ns
<i>t</i> PRWC	Page mode read-write cycle time	130	_	160	_	190	-	ns
<i>t</i> CP	Page mode CAS precharge time	40	_	50	_	60		ns


- 9) VIH and VIL are reference levels to measure timing of input signals. Also, transition times are measured between VIH and VIL.
- 10) An initial pause of 200 µs is required after power-up followed by a minimum of eight initialization cycles prior to normal operation.
- 11) The time parameters specified here are valid for a transition time of tr = 5 ns for the input signals.
- 12) The specification for the (min.), the (min.), and page-mode cycle time (the) are only used to indicate cycle time at which proper operation over full temperature range (0 °C ≤ TA ≤ 70 °C) is assured.
- 13) Measured with a load equivalent to two TTL loads and 100 pF.
- 14) Assumes that face ≤ face (max.). If face is greater than the maximum recommended value shown in this table, face will increase by the amount that face exceeds the value shown.
- 15) Assumes that tRCD ≥ tRCD (max.).
- 16) Operation within the face (max.) limit ensures that face (max.) can be met. face (max.) is specified as a reference point only; if face is greater than the specified face (max.) limit, then access time is controlled exclusively by fcac.
- 17) $t_{RCD} + t_{CAH} \ge t_{AR} \min_{t_{A}} t_{RCD} + t_{DH} \ge t_{DHR} \min_{t_{A}} t_{RCD} + t_{MCH} \ge t_{MCR} \min_{t_{A}}$
- 18) Either tark or tack must be satisfied for a read cycle.
- 19) toff (max.) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 20) twos, town and there are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: If twos ≥ twos (min.), the cycle is an early write cycle and the data output will remain open-circuit (high-impedance) throughout the entire cycle; if town ≥ town (min.) and thewn ≥ the (min.) the cycle is a read-write cycle and the data output will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data output (at access time) is indeterminate.
- 21) tos and ton are referenced to the leading edge of VE of of


Waveforms






















Address Decoder Scrambling (without redundancy)

The evaluation and incoming testing of RAMs normally requires a description of the internal address scrambling of the device in order to check for 'worst case' pattern.






Redundancy

Redundancy Concept

The HYB 41256 takes advantage of the redundancy concept for increasing yield. This is done by providing the chip with a total of 8 spare rows and 4 spare column pairs. Two spare rows can be selected independently in each of four 64K cell arrays, and two spare column pairs can be selected independently in each of two 128K cell blocks. The spare lines can be selected by spare decoders which have to be programmed by laser technique during wafer probe.

Laser Technology

For activation of redundant circuitry a laser pulse is used to open polycide links within the spare row and spare column decoders. The laser technique is used because it is mature and has proven reliable in a number of semiconductor applications including the implementation of redundant memory circuitry. Due to the fact, that the laser beam is very fine and can easily and accurately be positioned, and that it incorporates the energy for a controlled blowup of the polycide links, the laser technique is well suited for highly complex memory circuitry. All that results in a more efficient use of chip area.



Ordering Information

Туре	Ordering code	Description				
HYB 41256-10	Q67100-Q380	DRAM (access time 100 ns)				
HYB 41256-12	Q67100-Q346	DRAM (access time 120 ns)				
HYB 41256-15	Q67100-Q347	DRAM (access time 150 ns)				