256K × 1 Bit CMOS Dynamic RAM with Fast Page Mode

DATA IN

BUFFER

DATA

OUT

BUFFER

Vcc Vss

FEATURES

• Performance range:

	trac	tcac	tac
KM41C256-7	70ns	20ns	130ns
KM41C256-8	80ns	20ns	150ns
KM41C256-10	100ns	25ns	180ns

- Fast Page Mode capability
- · CAS-before-RAS Refresh capability
- · RAS-only and Hidden Refresh capability
- TTL compatible inputs and output
- Common I/O using Early Write
- Single + 5V ± 10% power supply
- · 256 cycles/4ms refresh
- JEDEC standard pinout

CONTROL 8

CLOCKS

RAS

CAS

w

A0

A8

BUFFERS

ADDRESS

ROW DECODER

• Available in Plastic DIP, PLCC or ZIP

REFRESH CONTROL &

COLUMN DECODER

SENSE AMPS & I/O

MEMORY ARRAY 262,144 CELLS

ADDRESS COUNTER

FUNCTIONAL BLOCK DIAGRAM

GENERAL DESCRIPTION

The Samsung KM41C256 is a CMOS high speed 262,144 bit × 1 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes and mini computers, graphics and high performance microprocessor systems.

The KM41C256 features Fast Page Mode operation which allows high speed random access of memory cells within the same row. CAS-before RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and output are fully TTL compatible.

The KM41C256 is fabricated using Samsung's advanced CMOS process.



Pin Name	Pin Function
A ₀ -A ₈	Address Inputs
D	Data In
Q	Data Out
W	Read/Write Input
RAS	Row Address Strobe
CAS	Column Address Strobe
V _{cc}	Power (+ 5V)
V _{ss}	Ground
N.C.	No Connection



ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Rating	Units
Voltage on Any Pin Relative to V _{ss}	VIN, VOUT	-1 to +7.0	v
Voltage on V_{CC} Supply Relative to V_{SS}	Vcc	-1 to +7.0	v
Storage Temperature	T _{stg}	- 55 to + 150	°C
Power Dissipation	PD	600	mW
Short Circuit Output Current	l _{os}	50	mA

*Note: Permanent device damage may occur of "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{ss} , $T_A = 0$ to 70°C)

ltem	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{cc}	4.5	5.0	5.5	. v
Ground	V _{ss}	0	0	0	v
Input High Voltage	VIH	2.4	_	$V_{\infty} + 1$	v
Input Low Voltage	VIL	- 1.0	—	0.8	v

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS, CAS, Address Cycling @ t _{RC} =min)	KM41C256-7 KM41C256-8 KM41C256-10	ICC1		65 55 45	mA mA mA
Standby Current (RAS=CAS=VIH)		ICC2	_	2	mA
RAS-Only Refresh Current* (CAS=V _{IH} , RAS Cycling @ t _{RC} =min.)	KM41C256-7 KM41C256-8 KM41C256-10	Іссз		65 55 45	mA mA mA
Fast Page Mode Current* (RAS=V _{IL} , CAS Cycling @ t _{PC} =min.)	KM41C256-7 KM41C256-8 KM41C256-10	ICC4	— — —	40 35 30	mA mA mA
Standby Current (RAS=CAS=Vcc-0.2V)		lccs		1	mA
CAS-Before-RAS Refresh Current* (RAS, CAS Cycling @ t _{RC} =min.)	KM41C256-7 KM41C256-8 KM41C256-10	lcce	_ _	65 55 45	mA mA mA



DC AND OPERATING CHARACTERISTICS (Continued)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input $0V \le V_{IN} \le 6.5V$, all other pins not under test = 0 volts.)		- 10	10	μA
Output Leakage Current (Data out is disabled, $0 \le V_{OUT} \le 5.5V$)	loL	- 10	10	μA
Output High Voltage Level (I _{OH} = - 5mA)	V _{он}	2.4	-	v
Output Low Voltage Level (I _{oL} = 4.2mA)	Vol	_	0.4	v

* NOTE: I_{cc1} , I_{cc3} , I_{cc4} and I_{cc6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{cc} is specified as average current.

CAPACITANCE (T_A = 25°C)

item	Symbol	Min	Max	Unit
Input Capacitance (D)	C _{IN1}	_	5	pF
Input Capacitance (A ₀ -A ₈)	C _{IN2}	—	6	pF
Input Capacitance (RAS, CAS, W)	CIN3	-	7	pF
Output Capacitance (Q)	Соит	_	7	pF

AC CHARACTERISTICS (0°C $<T_A$ <70°C, V_{CC}=5.0V±10%, See notes 1,2)

Standard Operation	Symbol	KM41C256-7		KM41C256-8		KM41C256-10		Units	Notes
	- Symbol	Min	Max	Min	Max	Min	Max		110183
Random read or write cycle time	tRC	130		150		180		ns	
Read-modify-write cycle time	tRWC	155		175		210		ns	
Access time from RAS	tRAC		70		80		100	ns	3,4,11
Access time from CAS	tCAC		20		20		25	ns	3,4,5
Access time from column address	taa		35		40		50	กร	3,10
CAS to output in Low-Z	tcLz	0		0		0		ns	3
Output buffer turn-off delay	tOFF	0	25	0	25	0	25	ns	7
Transition time (rise and fall)	tτ	3	50	3	50	3	50	ns	2
RAS precharge time	tRP	50		60		70		ns	
RAS pulse width	tRAS	70	10,000	80	10,000	100	10,000	ns	
RAS hold time	tash	20		20		25		ns	
CAS hold time	tCSH	70		80		100		ns	



;

AC CHARACTERISTICS (Continued)

Standard Operation	Symbol	KM4	1C256-7	KM41C256-8		KM41C256-10		Units	Notes
	Symbol	Min	Max	Min	Max	Min	Max	UTING	NULOS
CAS pulse width	tcas	20	10,000	20	10,000	25	10,000	ns	
RAS to CAS delay time	tRCD	20	50	25	60	25	75	ns	4
RAS to column address delay time	tRAD	15	35	20	40	20	50	ns	11
CAS to RAS precharge time	tCRP	5		5		5		ns	_
Row address set-up time	TASR	0		0		0		ns	
Row address hold time	tRAH	10		15		15		ns	
Column address set-up time	tasc	0		0		0		ns	
Column address hold time	tCAH .	15		20		20		ns	
Column address hold time referenced to RAS	tan	55		65		75		ns	6
Column address to RAS lead time	tRAL	35		40		50		ns	
Read command set-up time	tacs	0		0		0		ns	
Read command hold time referenced to CAS	tRCH	0		0		0		ns	9
Read command hold time referenced to RAS	tarn	0		0		0		ns	9
Write command hold time	twcн	15		15		20		ns	
Write command hold time referenced to RAS	twcn	55		60		75		ns	6
Write command pulse width	twp	15		15		20		ns	-
Write command to RAS lead time	tRWL	20		20		25		ns	
Write command to CAS lead time	tcwL	20		20		25		ns	
Data-in set-up time	tos	0		0		0		ns	10
Data-in hold time	tDH	15		15		20		ns	10
Data-in hold time referenced to RAS	t DHR	55		60		75		ns	6
Refresh period (256 cycles)	tREF		4		4		4	ms	
Write command set-up time	twcs	0		0		0		ns	8
CAS to W delay time	tcwp	20		20		25		ns	8
RAS to W delay time	tewo	70		80		100		กร	8
Column address to W delay time	tawd	35		40		50		ns	8
CAS set-up time (CAS-before-RAS refresh)	tcsn	10		10		10		ns	
CAS hold time (CAS-before-RAS refresh)	tCHR	20		25		30		ns	
RAS precharge to CAS hold time	TRPC	10		10		10		ns	
Refresh counter test CAS precharge	I CPT	35		40		50		ns	
Fast Page mode cycle time	tPC	45		50		60		ns	
CAS precharge time (Fast page mode)	tCP	10		10		10		ns	
Access time from CAS precharge	t CPA		45		45		55	ns	3
Fast page mode read-modify-write	t PRWC	70		75		90		ns	
RAS pulse width (Fast page mode)	tRASP	70	100,000	80	100,000	100	100,000	ns	



KM41C256

NOTES

- 1. An initial pause of 200μs is required after power-up followed by any 8 RAS cycles before proper device operation is achieved.
- V_{IH}(min) and V_{IL}(max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH}(min) and V_{IL}(max) and are assumed to be 5ns for all inputs.
- 3. Measured with a load equivalent to 2 TTL loads and 100pF.
- 4. Operation within the t_{RCD}(max) limit insures the t_{RAC}(max) can be met. t_{RCD}(max) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD}(max) limit, then access time is controlled exclusively by t_{CAC}.
- 5. Assumes that $t_{RCD} \ge t_{RCD}(max)$.
- 6. t_{AR}, t_{WCR}, t_{DHR} are referenced to t_{RAD}(max).
- 7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
- 8. t_{WCS}, t_{RWD}, t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS}≥t_{WCS}(min) the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If t_{CWD}≥t_{CWD}(min) and t_{RWD}<t_{RWD}(min) and t_{AWD}≥t_{AWD}(min), then the cycle is a read-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- 9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- 10. These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-write cycles.
- 11. Operation within the t_{RAD}(max) limit insures that t_{RAC}(max) can be met. t_{RAD}(max) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD}(max) limit, then access time is controlled by t_{AA}.

TIMING DIAGRAMS













DON'T CARE

FAST PAGE MODE READ CYCLE









FAST PAGE MODE READ-WRITE CYCLE



DON't CARE





HIDDEN REFRESH CYCLE



CAS-BEFORE-RAS REFRESH CYCLE







CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE







DEVICE OPERATION

Device Operation

The KM41C256 contains 262,144 memory locations. Eighteen address bits are required to address a particular memory array. Since the KM41C256 has only 9 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe (RAS), the column address strobe (CAS) and the valid row and column address inputs.

Operation of the KM41C256 begins by strobing in a valid row address with RAS while CAS remains high. Then the address on the 9 address input pins is changed from a row address to a column address and is strobed in by CAS. This is the beginning of any KM41C256 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both RAS and CAS have returned to the high state. Another cycle can be initiated after RAS remains high long enough to satisfy the RAS precharge time (t_{RP}) requirement.

RAS and CAS Timing

The minimum RAS and CAS pulse widths are specified by $t_{RAS}(min)$ and $t_{CAS}(min)$ respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing RAS low, it must not be aborted prior to satisfying the minimum RAS and CAS pulse widths. In addition, a new cycle must not begin until the minimum RAS precharge time, t_{RP} , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM41C256 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

Read

A read cycle is achieved by maintaining the write enable input (\overline{W}) high during a $\overline{RAS}/\overline{CAS}$ cycle. If \overline{CAS} goes low before $t_{RCD}(max)$, the access time to valid data is specified by t_{RAC} . If \overline{CAS} goes low after $t_{RCD}(max)$, the access time is measured from \overline{CAS} and is specified by t_{CAC} . In order to achieve the minimum access time, $t_{RAC}(min)$, it is necessary to bring \overline{CAS} low before $t_{ACD}(max)$.

Write

The KM41C256 can perform early write, late write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between \overline{W} and \overline{CAS} . In any type of write cycle, Data-in must be valid at or before the falling edge of \overline{W} or \overline{CAS} , whichever is later.

Early Write: An early write cycle is performed by bringing \overline{W} low before \overline{CAS} . The data at the data input pin(D) is written into the addressed memory cells. Throughout the early write cycle the outputs remain in the Hi-Z state. The cycle is good for common I/O applications because the data-in and data-out pins may be tied together without bus contention.

Read-Modify-Write: In this cycle, valid data from the addressed cells appears at the outputs before and during the time that data is being written into the same cell locations. This cycle is achieved by bringing \overline{W} low after \overline{CAS} and meeting the data sheet read-modify-write cycle timing requirements. This cycle requires using a separate I/O to avoid bus contention.

Late Write: If \overline{W} is brought low after \overline{CAS} , a late write cycle will occur. The late write cycle is very similar to the read-modify-write cycle except that the timing parameters t_{CWO} and t_{AWD} , are not necessarily met. The state of data-out is indeterminate since the output can be either Hi-Z or contain data depending on the timing conditions. This cycle requires a separate I/O to avoid bus contention.

Data Output

The KM41C256 has a three-state output buffers which are controlled by \overline{CAS} . When either \overline{CAS} is high (V_{iH}) the output are in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output, the output goes into the low impedance state in a time specified by t_{CLZ} after the falling edge of \overline{CAS} . Invalid data may be present at the output during the time after t_{CLZ} and before the valid data appears at the output. The timing parameters t_{CAC}, t_{FAC} and t_{AA} specify when the valid data will be present at the output. The valid data remains at the output until CAS returns high. This is true even if a new FAS cycle occurs (as in hidden refresh). Each of the KM41C256 operating cycles is listed below after the corresponding output state produced by the cycle.

Valid Output Data: Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write.

Hi-Z Output State: Early Write, RAS-only Refresh, Fast Page Mode Write, CAS-before-RAS Refresh, CAS-only cycle.

Refresh

The data in the KM41C256 is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 4 ms. There are several ways to accomplish this.

RAS-Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This cycle must be repeated for each row.

 \overline{CAS} -before- \overline{RAS} Refresh: The KM41C256 has \overline{CAS} before- \overline{RAS} on-chip refresh capability that eliminates the need for external refresh addresses. If \overline{CAS} is held low for the specified set up time (t_{CSR}) before \overline{RAS} goes



DEVICE OPERATION (Continued)

low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CAS-before RAS refresh cycle.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS. The KM41C256 hidden refresh cycle is actually a CAS-before-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

Other Refresh Methods: It is also possible to refresh the KM41C256 by using read, write or read-modifywrite cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. These are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CAS-before-RAS refresh is the preferred method.

Fast Page Mode

The KM41C 256 has Fast Page mode capability. Fast Page mode memory cycles provide faster access and lower power dissipation than normal memory cycles. In Fast Page mode, it is possible to perform read, write or readmodify-write cycles. As long as the applicable timingg requirements are observed, it is possible to mix these cycles in any order. A Fast Page mode cycle begins with a normal cycle. Then, while RAS is kept low to maintain the row address. CAS is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page. Up to 512 memory cells can be accessed with the same row address.

CAS-Before-RAS Refresh Counter Test Cycle

A special timing sequence using the CAS-before-RAS

counter test cycle provides a convenient method of verifying the functionality of the CAS-before RAS refresh activated circuitry.

After the CAS before RAS refresh operation, if CAS goes high and then low again while RAS is held low, the read and write operations are enabled.

This is shown in the CAS before RAS counter test cycle timing diagram. A memory cell can be addressed with 9 row address bits and 9 column address bits defined as follows:

Row Address—Bits A_0 through A_7 are supplied by the on-chip refresh counter. The A_8 bit is set High internally.

Column Address—Bits A_0 through A_8 are strobed-in by the falling edge of \overline{CAS} as in a normal memory cycle.

Suggested CAS-Before-RAS Counter Test Procedure

The CAS-before-RAS refresh counter test cycle timing is used in each of the following steps:

1. Initialize the internal refresh counter by performing 8 CAS-before RAS cycles.

2. Write a test pattern of "lows" int the memory cells at a single column address and 256 row addresses. (The row addresses are supplied by the on-chip refresh counter.)

3. Using read-modify-write cycles, read the "lows" written during step 2 and write "highs" into the same memory locations. Perform this step 256 times so that highs are written into the 256 memory cells.

4. Read the "highs" written during step 3.

5. Complement the test pattern and repeat steps 2, 3 and 4.



PACKAGE DIMENSIONS

16-LEAD PLASTIC DUAL IN-LINE PACKAGE

Units: Inches (millimeters)





18- LEAD PLASTIC CHIP CARRIER





PACKAGE DIMENSIONS (Continued)

16-LEAD PLASTIC ZIG-ZAG IN-LINE PACKAGE

Units: Inches (millimeters)





- ----
