256K-Bit Dynamic RAM

The MCM6256B is a 262,144 bit, high-speed, dynamic random access memory. Organized as 262,144 one-bit words and fabricated using N-channel silicon-gate MOS technology, this single +5 volt supply dynamic RAM combines high performance with low cost and improved reliability. All inputs and outputs are fully TTL compatible.

By multiplexing row and column address inputs, the MCM6256B requires only nine address lines and permits packaging in standard 16-pin 300 mil wide dual-in-line packages. Complete address decoding is done on-chip with address latches incorporated. Data out (Q) is controlled by CAS allowing greater system flexibility.

The MCM6256B features "page mode" which allows random column accesses of the 512 bits within the selected row.

- Organized as 262,144 Words of 1 Bit
- Single +5 Volt Operation (±10%)
- Maximum Access Time: MCM6256B-10 = 100 ns

MCM6256B-12 = 120 ns MCM6256B-15 = 150 ns


Low Power Dissipation: MCM6256B-10 = 440 mW Maximum (Active)


MCM6256B-12 = 396 mW Maximum (Active)

MCM6256B-15=358 mW Maximum (Active)

28 mW Maximum (Standby)

- Three-State Data Output
- Early-Write Common I/O Capability
- 256 Cycle, 4 ms Refresh
- RAS-Only Refresh Mode
- CAS Before RAS Refresh
- Hidden Refresh
- Page Mode Capabilit






MCM6256B



PLASTIC CASE 648D



		 Ī	PI	N	П	N,	AI	М	E	8
A0-A8										Address Input
D										Data In
α										Data Out
₩								F	te	ad/Write Input
RAS .						F	₹c	w	,	Address Strobe
CAS .				1	C	οlι	JF	nn	,	Address Strobe
Vcc -										Power (+5 V)
										Ground

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-1 to +7	٧
Voltage Relative to VSS for Any Pin Except VCC	V _{in} , V _{out}	-1 to +7	٧
Data Out Current	lout	50	mA
Power Dissipation	PD	600	mW
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high state voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V	1
	VSS	0	0	0	V	1
Logic 1 Voltage, All Inputs	ViH	2.4	-	6.5	V	1
Logic 0 Voltage, All Inputs	VIL	- 1.0	_	0.8	V	1

DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current	ICC1			mA	2
MCM6256B-10, t _{RC} = 190 ns		_	80		
MCM6256B-12, t _{RC} = 220 ns		_	72	1	
MCM6256B-15, t _{RC} =260 ns		_	65		
V _{CC} Power Supply Current (Standby) (RAS = CAS = V _{IH})	I _{CC2}		5.0	mA	
V _{CC} Power Supply Current During RAS only Refresh Cycles (CAS = V _{IH})	1CC3			mA	2
MCM6256B-10, t _{RC} = 190 ns	i	-	70		
MCM6256B-12, t _{RC} = 220 ns		-	62		
MCM6256B-15, t _{RC} = 260 ns		-	55		
VCC Power Supply Current During Page Mode Cycle (RAS = VIL)	ICC4			mA	2
MCM6256B-10, tpc = 100 ns		-	60		
MCM6256B-12, tpc = 120 ns		-	55		
MCM6256B-15, tpC = 145 ns	_		50		
VCC Power Supply Current During CAS Before RAS Refresh	I _{CC5}	<u> </u>		mA	2
MCM6256B-10, t _{RC} = 190 ns		-	70		l
MCM6256B-12, t _{RC} = 220 ns		_	62		
MCM6256B-15, t _{RC} = 260 ns		_	55		<u> </u>
Input Leakage Current (VSS <vin<vcc)< td=""><td>likg(l)</td><td>- 10</td><td>10</td><td>μА</td><td></td></vin<vcc)<>	likg(l)	- 10	10	μА	
Output Leakage Current (CAS at Logic 1, VSS < Vout < VCC)	l _{lkg} (O)	- 10	10	μА	
Output Logic 1 Voltage (I _{out} = -5 mA)	V _{OH}	2.4		٧	
Output Logic 0 Voltage (I _{out} =4.2 mA)	V _{OL}	_	0.4	V	

CAPACITANCE (f = 1.0 MHz, $T_A = 25$ °C, $V_{CC} = 5$ V, Periodically Sampled Rather Than 100% Tested)

Parameter		Symbol	Тур	Max	Unit	Notes
Input Capacitance	A0-A8, D	C _{in}	_	5	рF	3
	RAS, CAS, W		_	7	pF	3
Output Capacitance (CAS = VIH to Disable Output)	a	Cout	_	7	pF	3

NOTES:

- 1. All voltages referenced to VSS.
- 2. Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- 3. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = I\Delta t/\Delta V$.

AC OPERATING CONDITIONS AND CHARACTERISTICS

(VCC=5.0 V \pm 10%, TA=0 to 70°C, Unless Otherwise Noted)

READ WRITE AND READ-MODIFY-WRITE CYCLES (See Notes 1, 2, 3, and 5)

	Syr	nbol	MCM6256B-10		MCM6266B-12		MCM6256B-15		Unit	Notes
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	O I II	
Random Read or Write Cycle Time	†RELREL	tRC	190	_	220		260		ns	4, 5
Read-Write Cycle Time	†RELREL	tRWC	200	_	240	_	285	_	ns	4, 5
Read-Modify-Write Cycle Time	†RELREL	tRMW	220	_	260	_	310		ns	4, 5
Access Time from RAS	tRELQV	tRAC	-	100	T -	120		150	ns	6, 7
Access Time from CAS	*CELQV	†CAC	_	50		60		75	ns	7, 8
Output Buffer and Turn-Off Delay	†CEHQZ	^t OFF	5	25	5	30	5	36	ns	9
RAS Precharge Time	^t REHREL	tRP	80		90		100		ns	
RAS Pulse Width	tRELREH	tRAS	100	10,000	120	10,000	150	10,000	ns	
CAS Pulse Width	†CELCEH	tCAS	50	10,000	60	10,000	75	10,000	ns	
RAS to CAS Delay Time	TRELCEL	tRCD	25	50	25	60	25	75	ns	10
Row Address Setup Time	†AVREL	tASR	0		0	_	0		ns	
Row Address Hold Time	tRELAX	tRAH	15		15		15		ns	
Column Address Setup Time	†AVCEL	TASC	0		0	l – .	0	-	ns	
Column Address Hold Time	†CELAX	tCAH.	20	_	25		30		ns	
Column Address Hold Time Referenced to RAS	†RELAX	tAR	70		85	_	105		ns	
Transition Time (Rise and Fall)	tΤ	tŢ	3	50	3	50	3	50	ns	
Read Command Setup Time	†WHCEL	tRCS	0	_	0	_	0	-	ns	
Read Command Hold Time Referenced to CAS	^t CEHWX	tRCH .	0	_	0	_	0		ns	11
Read Command Hold Time Referenced to RAS	tREHWX	tRRH	10	l – _	15		20		ns	11
Write Command Hold Time	[‡] CELWH	twch	20	_	25	<u> </u>	30	_	ns	
Write Command Hold Time Referenced to RAS	^t RELWH	twcr	70		86		105		ns	
Write Command Pulse Width	tWLWH	tWP	20	_	25		30		ns	
Write Command to RAS Lead Time	†WLREH	tRWL	25	_	35		45	-	ns	
Write Command to CAS Lead Time	†WLCEH	†CWL	25	_	35		45	<u> </u>	ns	
Data in Setup Time	†DVCEL	tps	0	_	0		0		ns	12
Data in Hold Time	†CELDX	^t DH	20	T -	25		30	_	ns	12
Data in Hold Time Referenced to RAS	†RELDX	tDHR	70	_	85		105		ns	<u> </u>
CAS to RAS Precharge Time	^t CEHREL	†ĊRP	10		10	_	10		ns	
RAS Hold Time	^t CELREH	^t RSH	50	_	60		75		ns	_
Refresh Period	tRVRV	tRFSH	_	4	_	4		4	ms	_

NOTES:


- 1. VIH min and VIL max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transmit between VIH and VIL (or between VIL and VIH) in a monotonic manner.
- 4. The specifications for tRC (min) and tRMW (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C≤T_A≤70°C) is assured.
- 5. AC measurements t_T = 5.0 ns.
- Assumes that t_{RCD} ≤t_{RCD} (max).
- 7. Measured with a current load equivalent to 2 TTL (-200 µA, +4 mA) loads and 100 pF with the data output trip points set at VOH = 2.0 V and VOL = 0.8 V.
- 8. Assumes that tRCD≥tRCD (max).
- 9. topp (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 10. Operation within the tRCD (max) limit ensures that tRAC (max) can be met. tRCD (max) is specified as a reference point only; if tRCD is greater than the specified tRCD (max) limit, then access time is controlled exclusively by tCAC.
- 11. Either tRRH or tRCH must be satisfied for a read cycle.
- 12. These parameters are referenced to CAS leading edge in random write cycles and to WRITE leading edge in delayed write or read-modifywrite cycles.

READ, WRITE, AND READ-MODIFY-WRITE CYCLES (Continued)


_	Syr	nbol	MCM6256B-10		MCM6256B-12		MCM6256B-15		Unit	Notes
Parameter	Standard	Alternate	Min	Max	Min	Max	Min	Max	Unik	MOTOS
Write Command Setup Time	tWLCEL	twcs	0		0	_	0	_	ns	13
CAS to Write Delay	tCELWL.	tCWD	30		40	_	50	_	ns	13
RAS to Write Delay	trelwl.	tRWD	80		100	_	125	-	ns	13
CAS Hold Time	†RELCEH	tCSH	100	_	120	_	150		กร	_
CAS Precharge Time	*CEHCEL	^t CPN	15		20	_	25		ns	
CAS Precharge Time (Page Mode Cycle Only)	*CEHCEL	^t CP	40		50	_	60		ns	_
Page Mode Cycle Time	†CELCEL	tPC	100	_	120	_	145	_	ns	
Page Mode Read-Write Cycle Time	†CELCEL	^t PRWC	110	_	140	-	170		ns	
Page Mode Read-Modify-Write Cycle Time	*CELCEL	tPRMW	130		160		195	_	ns	
CAS Hold Time for CAS Before RAS Refresh	†RELCEH	tCHR	30		30	_	30		ns	_
CAS Setup Time for CAS Before RAS Refresh	†RELCEL	tCSR	10		10	_	10		ns	
CAS Precharge to CAS Active Time	†REHCEL	tRPC	0	_	0	_	0		ns	
CAS Precharge Time for CAS Before RAS Counter Test	[‡] CEHCEL	[‡] CPT	40	-	50	_	60	_	ns	_


NOTES:

READ CYCLE TIMING




^{13.} twcs, tcwp, and trwp are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if twcs≥twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tcwp≥tcwp (min) and trwp≥trwp (min), the cycle is read-write cycle and the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.






PAGE MODE READ CYCLE




PAGE MODE WRITE CYCLE




PAGE MODE READ-WRITE/READ-MODIFY-WRITE CYCLE RAS TPRWC OF TPRMW †CSH **trsh** tcrp-. trcd CAS TASC TASR tcah ADDRESSES ADD ADD tRWD [‡]CWL ← tcwp → < tcwp > **trcs** +t0FF **◆** toff tCAC. tCAC . tCAC VALID DATA VALID DATA VALID DATA Q (DATA OUT) VALIO DATA VALIÒ DATA **RAS-ONLY REFRESH CYCLE** (D, W, and A8 are Don't Care, CAS is High) -tRC-RAS tRAH **tasr** ADDRESSES VIH -ROW ADDRESSES AO-A7 V_{IL} – **CAS-BEFORE RAS REFRESH CYCLE** (W, D, and A0-A8 are Don't Care) RAS tcsr t CHR CAS toff VOH a AOT —


HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator pump to establish the correct bias voltage. This is to be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize the various dynamic nodes internal to the device. During an extended inactive state of the device (greater than 4 milliseconds with device powered up), the wake up sequence (8 active cycles) will be necessary to assure proper device operation.

ADDRESSING THE RAM

The nine address pins on the device are time multiplexed with two separate 9-bit address fields that are strobed at the beginning of the memory cycle by two clocks (active negative) called the row address strobe (RAS) and the column address strobe (CAS). A total of eighteen address bits will decode one of the 262,144 cell locations in the device. The column address strobe follows the row address strobe by a specified minimum and maximum time called "tRCD," which is the row to column strobe delay. This time interval is also referred to as the multiplex window which gives flexibility to a system designer to set up his external addresses into the RAM. These conditions have to be met for normal read or write cycles. This initial portion of the cycle accomplishes the normal addressing of the device. There are, however, two other variations in addressing the 256K RAM, one is called the RAS only refresh cycle (described later) where an 8-bit row address field is presented on the input pins and latched by the RAS clock. The most significant bit on Row Address A8 (pin 1) is not required for refresh. The other variation, which is called page mode, allows the user to column access the 512 bits within a selected row. (See PAGE-MODE CYCLES section.)

READ CYCLE

A read cycle is referred to as a normal read cycle to differentiate it from a page mode read cycle, a read-while-write cycle, and read-modify-write cycle which are covered in a later section.

The memory read cycle begins with the row addresses valid and the RAS clock transitioning from VIH to the VII level. The CAS clock must also make a transition from VIH to the VIL level at the specified tRCD timing limits when the column addresses are latched. Both the RAS and CAS clocks trigger a sequence of events which are controlled by several delayed internal clocks. Also, these clocks are linked in such a manner that the access time of the device is independent of the address multiplex window. The only stipulation is that the CAS clock must be active before or at the tRCD maximum specification for an access (data valid) from the RAS clock edge to be guaranteed (tRAC). If the tRCD maximum condition is not met, the access (tCAC) from the CAS clock active transition will determine read access time. The external CAS signal is ignored until an internal RAS signal is available. This gating feature on the CAS clock will allow the external CAS signal to become active as soon as the row address hold time (trah) specification has been met and defines the tRCD minimum specification. The time difference between tRCD minimum and tRCD maximum can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the CAS clock.

Once the clocks have become active, they must stay active for the minimum (tras) period for the $\overline{\rm RAS}$ clock and the

minimum (t_{CAS}) period for the CAS clock. The RAS clock must stay inactive for the minimum (t_{RP}) time. The former is for the completion of the cycle in progress, and the latter is for the device internal circuitry to be precharged for the next active cycle.

Data out is not latched and is valid as long as the \overline{CAS} clock is active; the output will switch to the three-state mode when the \overline{CAS} clock goes inactive. To perform a read cycle, the write (\overline{W}) input must be held at the V_{IH} level from the time the \overline{CAS} clock makes its active transition (tRCS) to the time when it transitions into the inactive (tRCH) mode.

WRITE CYCLE

A write cycle is similar to a read cycle except that the Write $\langle \overline{W} \rangle$ clock must go active ($V_{\parallel} L$ level) at or before the \overline{CAS} clock goes active at a minimum twcs time. If the above condition is met, then the cycle in progress is referred to as an early write cycle. In an early write cycle, the write clock and the data in are referenced to the active transition of the \overline{CAS} clock edge. There are two important parameters with respect to the write cycle: the column strobe to write lead time (tcwl) and the row strobe to write lead time (trwl). These define the minimum time that \overline{RAS} and \overline{CAS} clocks need to be active after the write operation has started (\overline{W} clock at $V_{\parallel} L$ level).

It is also possible to perform a late write cycle. For this cycle the write clock is activated after the $\overline{\text{CAS}}$ goes low which is beyond twCs minimum time. Thus the parameters tCWL and tRWL must be satisfied before terminating this cycle. The difference between an early write cycle and a late write cycle is that in a late write cycle the write $\langle \overline{W} \rangle$ clock can occur much later in time with respect to the active transition of the $\overline{\text{CAS}}$ clock. This time could be as long as 10 microseconds — $\text{It}_{\text{RWL}} + \text{trp} + 2\text{tr}_{\text{I}}$.

At the start of an early write cycle, the data out is in a high impedance condition and remains inactive throughout the cycle. The data out remains three-state because the active transition of the write (\overline{W}) clock prevents the \overline{CAS} clock from enabling the data-out buffers. The three-state condition (high impedance) of the data out pin during a write cycle can be effectively utilized in systems that have a common input/out-put bus. The only stipulation is that the system use only early write mode operations for all write cycles to avoid bus contention.

READ-MODIFY-WRITE AND READ-WHILE-WRITE CYCLES

As the name implies, both a read and a write cycle are accomplished at a selected bit during a single access. The read-modify-write cycle is similar to the late write cycle discussed above.

For the read-modify-write cycle a normal read cycle is initiated with the write (\overline{W}) clock at the V_{IH} level until the read data occurs at the device access time (t_{RAC}) . At this time the write (\overline{W}) clock is asserted. The data in is setup and held with respect to the active edge of the write clock. The cycle described assumes a zero modify time between read and write.

Another variation of the read-modify-write cycle is the read-while-write cycle. For this cycle, t_{CWD} plays an important role. A read-while-write cycle starts as a normal read cycle with the write (\overline{W}) clock being asserted at minimum t_{CWD} time, depending upon the application. This results in starting a write operation to the selected cell even before data out

occurs. The minimum specification on tcwp assures that data out does occur. In this case, the data in is set up with respect to write (\overline{W}) clock active edge.

PAGE-MODE CYCLES

Page mode operation allows fast successive data operations at the 512 column locations on a given row. Page access (tCAC) is typically half the regular \overline{RAS} clock access (tRAC) on the Motorola 256K dynamic RAM. Page mode operation consists of holding the \overline{RAS} clock active while cycling the \overline{CAS} clock to access the column locations determined by the 9-bit column address field.

The page cycle is always initiated with a row address being provided and latched by the RAS clock, followed by the column address and CAS clock. From the timing illustrated, the initial cycle is a normal read or write cycle, that has been previously described, followed by the shorter CAS cycles (tpc). The CAS cycle time (tpc) consists of the CAS clock active time (tcAs), and CAS clock precharge time (tcp) and two transitions. In addition to read and write cycles, a read-modify-write cycle can also be performed in a page mode operation. For a read-modify-write or read-while-write type cycle, the conditions normal to that mode of operation will apply in the page mode also. In practice, any combination of read, write and read-modify-write cycles can be performed to suit a particular application.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Therefore, to retain the correct information, the bits need to be refreshed at least once every 4 milliseconds. This is accomplished by sequentially cycling through the 256 row address locations every 4 milliseconds, (i.e., at least one row every 15.6 microseconds like the 64K dynamic RAM). A normal read or write operation to the RAM will serve to refresh all the bits (1024) associated with the particular rows decoded.

RAS-Only Refresh

In this refresh method, the system must perform a \overline{RAS} -only cycle on 256 row addresses every 4 milliseconds. The row addresses are latched in with the \overline{RAS} clock, and the

associated internal row locations are refreshed. As the heading implies, the CAS clock is not required and must be inactive or at a VIH level.

CAS Before RAS Refresh

This refresh cycle is initiated when RAS falls, after CAS has been low (by tcsr). This activates the internal refresh counter which generates the address to be refreshed. Externally applied addresses are ignored during the automatic refresh cycle. If the output buffer was off before the automatic refresh cycle, the output will stay in the high impedance state. If the output was enabled by CAS in the previous cycle, the data out will be maintained during the automatic refresh cycle as long as CAS is held active (hidden refresh).

Hidden Refresh

The hidden refresh method allows refresh cycles to be performed while maintaining valid data at the output pin. Hidden refresh is performed by holding \overline{CAS} at $V|_L$ and taking \overline{RAS} high and after a specified precharge period (tpp), executing a \overline{CAS} before \overline{RAS} refresh cycle. (See Figure 1.)

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh operation of MCM6256B can be tested by CAS before RAS refresh counter test. This cycle performs read/write operation taking the internal counter address as row address and the input address as column address.

The test is performed after a minimum of 8 CAS before RAS cycles as initialization cycles. The test procedure is as follows.

- 1. Write a "0" into all memory cells.
- Select any column address and read the "0"s written in step 1. Write a "1" into each cell of the selected column by performing CAS before RAS Refresh Counter Test Read-Write Cycle (see timing diagram). Repeat 256 times.
- 3. Read the "1"s (use a normal read mode) written in step
- Select the same column address as step 2, read the "1"s and write a "0" into each cell by performing CAS before RAS Refresh Counter Test Read-Write Cycle (see timing diagram). Repeat 256 times.
- Read the "0"s (use a normal read mode) written in step 4.
- 6. Repeat steps 1 through 5 using complement data.




Figure 1. Hidden Refresh Cycle

ORDERING INFORMATION (Order by Full Part Number)

