OKI semiconductor MSM51C256

T-46-23-15

262, 144 WORD X 1-BITS DYNAMIC RAM

GENERAL DESCRIPTION

The MSM51C256 is a new generation dynamic RAM organized as 262,144 words by 1 bit. The technology used to fabricate the MSM51C256 is OKI's CMOS silicon gate process technology. The device operates at a single + 5V power supply. Its I/O pins are TTL compatible.

FEATURES

- Silicon gate, double polysilicon CMOS, 1-transistor memory cell
- 262,144 words by 1 bit

- Standard 16 lead plastic DIP/18 lead PLCC
- Family organization

Family	Access Time (MAX)		Power Dissipation			
		Cycle Time (MIN)	Operating (MAX)	Standby (MAX)		
M5M51C256-80	80 ns	160 ns	330 mW			
MSM51C256-10	100 ns	190 ns	275 mW	20 mW		

- Single + 5V supply, ± 10% tolerance
- Input: TTL compatible, address input, data input latch
- Output: TTL compatible, tristate, nonlatch
- Refresh: 256 cycles/4 ms
- Common I/O capability using "Early Write" operation
- Fast page mode, read/write capability
- CAS before RAS refersh, Hidden refresh, RAS only refresh capability
- "Gated" CAS
- Built-in V_{BB} generator circuit



MSM51C256JS 18 Lead PLCC Package PIN CONFIGURATION Top View





OKISEMICONDUCTOR GROUP ----■DYNAMIC RAMS · MSM51C256 =

• DC Characteristics

T-46-23-15

 $(V_{CC} = 5V \pm 10\%, Ta = 0 \text{ to } + 70^{\circ}\text{C})$

Parameter Symbol		Conditions		MSM51C256 -80		MSM51C256 -10		Unit	Note
			Min		Max	Min	Max		
Output high voltage	V _{он}	l _{OH} = − 5.0mA		2.4	-	2.4	-	v	
Output low voltage	V _{OL}	l _{OL} =4.2mA		-	0.4	-	0.4	v	
input leakage current	i _{LI}	V _{SS} ≦ VI≦ V _{CC} all other pins not under test = 0V		- 10	10	- 10	10	Αц	
Output leakage current	ILO	D _{OUT} disable V _{SS} ≦ VO≦ V _{CC}		- 10	10	- 10	10	μΑ	
Average power supply current* (Operating)	I _{CC1}	RAS, CAS cycling, t _{RC} = min		-	60	-	50	mA	
Power supply current"	turrent" I _{CC2}	$\frac{\overline{RAS} = V_{iH}}{\overline{CAS} = V_{iH}}$	TTL	-	3.5	_	3.5	mA	
(Standby)		D _{OUT} = Hz	моз	-	2.5	-	2.5	mΑ	
Average power supply current* (RAS only refresh)	Іссз	$\frac{\overline{RAS}}{CAS} = cycling,$ $CAS = V_{1H}$ $t_{RC} = min$		-	60	-	50	mA	
Average power supply current <u>* (CAS</u> before RAS refresh)	I _{CC6}	RAS = cycling, CAS before RAS		-	60	-	50	mA	
Average power supply current* (Fast page mode)	I _{CC7}	$\frac{\overline{RAS}}{CAS} = V_{IL},$ $\overline{CAS} = cycling$ $t_{PC} = min$		-	40	-	35	mA	

*Note: I_{CC} is dependent on output loading and cycle. Specified values are obtained with the output open.

• Capacitance

(Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Conditions	TYP	MAX	Unit
Input capacitance (A0 to A8, D _{iN})	C _{IN1}	-	-	4	pF
Input capacitance (RAS, CAS, WE)	C _{IN2}	-	-	5	pF
Output capacitance (D _{OUT})	COUT	-	-	6	pF

• AC Characteristics

T-46-23-15

 $(V_{CC} = 5V \pm 10\%, Ta = 0 to + 70°C)$

Parameter -	Symbol	MSM51C256 -80		MSM51C256 -10		Unit	Note
		Min	Max	Min	Max		_
Refresh period	t _{REF}	-	4	-	4	ms	-
Random read or write cycle time	t _{RC}	160	-	190	-	ns	
Read/write cycle time	t _{RWC}	185	-	220	-	ns	
Fast page mode cycle time	tpc	55	-	55	-	ns	
Fast page mode read/write cycle time	t _{PRWC}	80	-	90	-	ns	
Access time from RAS	t _{RAC}	-	80	-	100	ns	4.5
Access time from CAS	t _{CAC}	-	20	-	25	ns	4.5
Access time from column address	t _{AA}	-	40	-	50	ns	4.6
Access time from CAS precharge	t _{CPA}	-	50	-	50	ns	4
Outp <u>ut low</u> impedance time from CAS	tciz	0	-	0	-	ns	4
Output buffer turn-off delay	t _{OFF}	0	20	0	30	ns	• •
Transition time	t _T	3	50	3	50	ns	3
RAS precharge time	t _{RP}	70	-	80	_	ns	
RAS pulse width	t _{RAS}	80	10K	100	10K	ns	
RAS hold time	t _{RSH}	20	-	25	-	ns	
CAS precharge time (Fast page mode cycle only)	t _{CP}	10	-	10	-	ns	
CAS pulse width	t _{CAS}	20	10K	25	10K	ns.	
CAS hold time	t _{CSH}	80	-	100	-	ns	
RAS to CAS delay time	t _{RCD}	22	60	25	75	ns	5
RAS to column address delay time	t _{rad}	17	40	20	50	ns	6
CAS to RAS precharge time	t _{CRP}	10	1	10	-	ns	
Row address set-up time	t _{ASR}	0	-	0	-	ns	
Row address hold time	t _{rah}	12	1	15		ns	
Column address set-up time	t _{ASC}	0	-	0	-	ns	
Column address hold time	t _{CAH}	15	_	20	+	ns	

O K I SEMICONDUCTOR GROUP ----■ DYNAMIC RAMS · MSM51C256 ■

T-46-23-15

• AC Characteristics (Cont.)

Parameter	Symbol	MSM51C256 -80		MSM51C256 -10		Unit	Note
······		Min	Max	Min	Max		
Column address hold time from RAS	t _{AR}	60	-	75	-	ns	
Column address to RAS lead time	t _{RAL}	40	-	50	-	ns	
Read command set-up time	t _{RCS}	0	-	0	-	ns	
Read command hold time	1 _{RCH}	0	-	0	-	ns	8
Write command hold time from RAS	twcr	60	-	75	-	ns	
Write command set-up time	t _{wcs}	0	-	0	-	ns	7
Write command hold time	t _{WCH}	15	-	20	_	ns	
Write command pulse width	t _{WP}	15	-	20	-	ns	
Write command to RAS lead time	t _{RWL}	20	-	25	-	ns	
Write command to CAS lead time	t _{CWL}	20	-	25	-	ns	
Data-in set-up time	t _{DS}	0	-	0	-	ns	
Data-in hold time	t _{DH}	15	-	20	-	ns	
Data-in hold time from RAS	t _{DHR}	60	-	75	-	ns	
CAS to WE delay	t _{CWD}	20	-	25	-	ns	7
RAS to WE delay	t _{RWD}	80	-	100	-	ns	7
Column address to WE delay time	t _{AWD}	40	_	50	-	ns	7
Read command hold time reference to RAS	t _{RRH}	10	-	10	-	ns	8
RAS to CAS set-up time (CAS before RAS)	t _{CSR}	10	-	10	-	ns	
RAS to CAS hold time (CAS before RAS)	t _{CHR}	30	-	30	-	ns	
CAS active delay from RAS precharge	t _{RPC}	10	-	10	-	ns	
CAS precharge time (Refresh counter test)	t _{CPT}	40	-	50	-	ns	
CAS precharge time	t _{CPN}	10	-	15	_	ns	

ļ.

DYNAMIC RAMS · MSM51C256

O K I SEMICONDUCTOR GROUP

Notes: 1. An initial pause of 100 µs is required after power-up followed by any 8 RAS cycles (Example: RAS only) before proper device operation is achieved.

T-46-23-15

- 2. The AC characteristics assume at $t_T = 5$ ns.
- 3. V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
- 4. Measured with a load circuit equivalent to 2TTL + 100 pF.
- 5. Operation within the t_{RCD} (max.) limit insures that t_{RAC} (max.) can be met. t_{RCD} (max.) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max.) limit, then access time is controlled exclusively by t_{CAC} .
- 6. Operation within the t_{RAD} (max.) limit insures that t_{RAC} (max.) can be met. t_{RAD} (max.) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max.) limit, then access time is controlled exclusively by t_{AA} .
- 7. t_{WCS} , t_{CWD} , t_{RWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if $t_{WCS} \ge t_{WCS}$ (min.), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t_{CWD} (min.), $t_{RWD} \ge t_{RWD}$ (min.) and $t_{AWD} \ge t_{RWD}$ (min.) the cycle is read/write cycle and the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.



READ CYCLE



4

WRITE CYCLE (EARLY WRITE)





4

■ DYNAMIC RAMS · MSM51C256 ■ OKISEMICONDUCTOR GROUP ----

READ/WRITE CYCLE

T-46-23-15



O K I SEMICONDUCTOR GROUP --- DYNAMIC RAMS MSM51C256 -

FAST PAGE MODE READ/WRITE CYCLE





RAS ONLY REFRESH CYCLE



139

_

CAS BEFORE RAS REFRESH CYCLE

T-46-23-15



FAST PAGE MODE READ CYCLE



FAST PAGE MODE WRITE CYCLE (EARLY WRITE)





O K I SEMICONDUCTOR GROUP -- DYNAMIC RAMS · MSM51C256 ■

HIDDEN REFRESH READ CYCLE





HIDDEN REFRESH WRITE CYCLE

T-46-23-15



- O K I SEMICONDUCTOR GROUP

-- DYNAMIC RAMS · MSM51C256 =

T-46-23-15

FUNCTIONAL DESCRIPTION

Simple timing Requirements:

The MSM51C256 is a CMOS dynamic RAM optimized for high speed access time operations, low power applications. It is functionally similar to a traditional dynamic RAM. The MSM51C256 reads and writes data by multiplexing 18-bit address into 9-bit row and 9-bit column address. Because access time is primarily dependent on a valid column address rather than the precise time that CAS edge occurs, the delay time from RAS to CAS (t_{RCD}) has little effect on the access time. And the MSM51C256 can commit better memory system through-put during operations in an interleared system.

Fast-Read-While-Write Cycle:

The MSM51C256 has the fast read while write cycle which is achieved by excellent control of the three-state output buffer in adition to the simplified timings described in the previous section. The output buffer is controlled by the state of WE when CAS goes low. When WE is low during CAS transition to low, the MSM51C256 goes to early write mode where the output becomes floating and common I/O bus can be used on the system level. Whereas, when WE goes low after t_{CWD} following CAS transition to low, the MSM51C256 goes to delayed write mode where the output contains the data from the cell selected and the data from D_{IN} is written into the cell selected. Therefore, very fast read write cycle becomes available.

Address Inputs:

A total of eighteen binary input address bits are required to decode any 1 of 262,144 storage cell location within the MSM51C256. Nine row-address bits are established on the input pins (A_0 through A_8) and latched with the Row Address Strobe (RAS). Then nine column adress bits are established on the input pins and latched with the Column Address Strobe (CAS). All input addresses must be stable on or before the falling edge of RAS, CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (t_{RAH}) specification has been satisfied and the address inputs have been changed form row-addresses to column-addresses.

Write Enable:

The read or write mode is selected with the \overline{WE} input. A logic "high" on \overline{WE} dictates read mode, logic "low" dictates write mode. Data input is disabled when read mode is selected.

Data Input:

Data is written into the MSM51C256 during a write or read-write cycle. The last falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$ is a strobe for the Data in (D_{IN}) register. In a write cycle, if $\overline{\text{WE}}$ is brought "low" (write mode) before $\overline{\text{CAS}}$, D_{IN} is strobed by $\overline{\text{CAS}}$, and the set-up and hold times are referenced to $\overline{\text{CAS}}$. In a read-write cycle, $\overline{\text{WE}}$ will be delayed until CAS has made its negative transition. Thus D_{IN} is storbed by $\overline{\text{WE}}$, and set-up and hold times are referenced to $\overline{\text{WE}}$.

DYNAMIC RAMS · MSM51C256 =---

O K I SEMICONDUCTOR GROUP

T-46-23-15

Data Output:

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data out is the same polarity as data in. The output is in a high impedance state until CAS is brought "low". In a read cycle, or a read-write cycle, the output is valid after t_{RAC} from transition of RAS when t_{RCD} (max) is satisfied, or after t_{CAC} from transition of CAS when the transition occurs after t_{RCD} (max.). Data remain valid until CAS is returned to "high". In a write cycle, the identical sequence occurs, but data is not valid.

Page Mode:

Page-mode operation permits strobing the row-address while maintaining \overline{RAS} at a logic low (0) throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the negative going edge of \overline{RAS} is saved. Further, access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.

RAS Only Refresh:

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 256 row-addresses (A_0 to A_7) at least every 4 milliseconds. RAS only refresh avoids any output during refresh because the output buffer is in the high impedance state unless CAS is brought low. Strobing each of the 256 row-addresses (A_0 to A_7) with RAS will cause all bits in each row to be refreshed. Further RAS only refresh results in a substantial reduction in power dissipation.

CAS Before RAS Refresh:

CAS before RAS refreshing available on the MSM51C256 offers an alternate refresh method. If CAS is held on low for the specified period (t_{CSR}) before RAS goes to low, on chip refresh control clock generators and the refresh address counter are enabled, and an internal refresh operation takes place. After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next CAS before RAS refresh operation.

Hidden Refresh:

Hidden refresh cycle may take place while maintaining latest valid data at the output by extending CAS active time from the previous memory read cycle. In MSM51C256 hidden refresh means CAS before RAS refresh and the internal refresha ddresses from the counter are used to refresh addresses, because CAS is always low when RAS goes to low in this mode.