# **TOSHIBA MOS MEMORY PRODUCTS**

262,144 WORD ×1 BIT DYNAMIC RAM SILICON MONOLITHIC N-CHANNEL SILICON GATE MOS

## TMM41256AP/AT/AZ-10, TMM41256AP/AT/AZ-12 TMM41256AP/AT/AZ-15

#### DESCRIPTION

The TMM41256AP/AT/AZ is the N-channel dynamic RAM organized 262,144 words by 1 bit. Multiplexed address inputs permit the TMM41256AP/AT/AZ to be packaged in a standard 16 pin plastic DIP, 18 pin PLCC and 16 pin ZIP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. The double layered MOS technology with polycide and poly Si permits the TMM41256AP/AT/AZ high speed operation.

#### FEATURES

- 262,144 words by 1 bit organization
- Fast access time and cycle time

	TMM41256AP/AT/AZ-10/-12/-15
RAS Access Time	100ns/120ns/150ns
CAS Access Time	50ns/ 60ns/ 75ns
Cycle Time	190ns/220ns/260ns

- $\bullet$  Single power supply of 5V  $\pm$  10% with a built-in  $V_{BB}$  generator
- Low Power:

440mW MAX. Operating (TMM41256AP/AT/AZ-10) 396mW MAX. Operating (TMM41256AP/AT/AZ-12) 358mW MAX. Operating (TMM41256AP/AT/AZ-15) 28mW MAX. Standby

#### PIN CONNECTION (TOP VIEW)

WETTE 3 14 DOUT CAS CT 2 2 2 2 2 2 11 A5   NUE 0 4 13 DA6 V3S 04 10 A7   AC 0 5 12 DA3 A8 0 0 9 V <sub>2C</sub> AL 0 6 11 A4 D IN 02 8 A1   AL 0 D A5 0 IN 02 8 A1   VCC 0 9 A7 3 18 2 2 2 2 2 2 2 3 A1 3 A1 3 A1 3 3 A1 3 3 3 A1 3 3 3 A1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	

#### PIN NAMES

A0~A8	Address Inputs
CAS	Column Address Strobe
D <sub>IN</sub>	Data In
DOUT	Data Out
RAS	Row Address Strobe
WRITE	Read/Write Input
Vcc	Power (+5V)
Vss	Ground

Also, the advanced circuit techniques have realized low power dissipation. System oriented features include single power supply of 5V  $\pm$  10% tolerance, direct interfacing capability with high performance logic families such as schottky <u>TTL</u>. In addition to the RAS only refresh mode and a CAS before RAS automatic refresh are available. Another special feature of TMM41256AP/AT/AZ is page mode, allowing the user to access at a high data rate.

- Output unlatched at cycle end allows two-dimensional chip selection
- Common I/O capability using "EARLY WRITE" operation
- Read-Modify-Write, CAS before RAS refresh, RASonly refresh, Hidden refresh, and Page Mode capability
- All inputs and output TTL compatible
- 256 refresh cycles/4ms
- Package

Plastic DIP :	TMM41256AP
Plastic Leaded Chip Carrier:	TMM41256AT
Plastic ZIP	TMM41256AZ

#### BLOCK DIAGRAM



#### ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNITS	NOTES
Input and Output Voltage	V <sub>IN</sub> , V <sub>OUT</sub>	<b>−1 ~ 7</b>	V	
Power Supply Voltage	Vcc	<b>−1 ~</b> 7	V	
Operating Temperature	TOPR	0~70	°C	
Storage Temperature	TSTG	55 ~ 150	°C	] '
Soldering Temperature • Time	TSOLDER	260•10	°C•sec	
Power Dissipation	PD	600	mW	1
Short Circuit Output Current	LOUT	50	mA	7

#### **RECOMMENDED DC OPERATING CONDITIONS** $(T_a = 0 \sim 70^{\circ}C)$

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNITS	NOTES
V <sub>CC</sub>	Supply Voltage	4.5	5.0	5.5	V	
VIH	Input High Voltage	2.4	—	6.5	V	2
VIL	Input Low Voltage	-1.0	-	0.8	V	

#### **DC ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%$ , Ta = 0 ~ 70°C)

SYMBOL	PARAMETER		MIN.	MAX.	UNITS	NOTES
	OPERATING CURRENT	TMM41256AP/AT/AZ-10		80	mA	
ICC1	Average Power Supply Operating Current	TMM41256AP/AT/AZ-12	—	72	mA	3, 4
	(RAS, CAS Cycling: t <sub>RC</sub> = t <sub>RC</sub> MIN.)	TMM41256AP/AT/AZ-15	-	65	mA	
I <sub>CC2</sub>	STANDBY CURRENT Power Supply Standby Current (RAS = CAS = VIH )		-	5	mA	
	RAS ONLY REFRESH CURRENT	TMM41256AP/AT/AZ-10	-	70	mA	
I <sub>CC3</sub>	Average Power Supply Current, RAS Only Refresh Mode	TMM41256AP/AT/AZ-12	-	62	mA	3
	(RAS Cycling, $CAS = V_{1H}$ : $t_{RC} = t_{RC}MIN$ .)	TMM41256AP/AT/AZ-15	_	55	mA	
PAGE MODE CURRENT		TMM41256AP/AT/AZ-10	—	60	mA	
I <sub>CC4</sub>	Average Power Supply Current, Page Mode	TMM41256AP/AT/AZ-12		55	mA	3,4
	$(RAS = V_{1L}, CAS Cycling: t_{PC} = t_{PC} MIN.)$	TMM41256AP/AT/AZ-15	—	50	mA	
	CAS BEFORE RAS REFRESH CURRENT	TMM41256AP/AT/AZ-10	-	70	mA	
I <sub>CC5</sub>	Average Power Supply Current, CAS Before RAS Refresh Mode	TMM41256AP/AT/AZ-12	_	62	mA	3
	$(\overline{RAS}, \overline{CAS} \text{ Cycling}, \overline{CAS} \text{ Before } \overline{RAS}: t_{RC} = t_{RC} \text{MIN.})$	TMM41256AP/AT/AZ-15		55	mA	
$I_{I(L)}$	INPUT LEAKAGE CURRENT Input Leakage Current, any input $(0V \le V_{IN} \le 6.5V, ALL Other Pins Not Under Test = 0V$	/)	-10	10	μΑ	
l <sub>O(L)</sub>	OUTPUT LEAKAGE CURRENT ( $D_{OUT}$ is disabled, $0V \le V_{OUT} \le +5.5V$ )	-10	10	μΑ		
V <sub>OH</sub>	OUTPUT LEVEL Output "H" Level Voltage (I <sub>OUT</sub> ≕-5mA)	2.4	_	V		
V <sub>OL</sub>	OUTPUT LEVEL Output "L" Level Voltage (IOUT= 4.2mA)		-	0.4	V	

#### ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

SYMBOL	PARAMETER		1256AP/ AZ-10	TMM41256AP/ AT/AZ-12		TMM41256AP/ AT/AZ-15		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t <sub>RC</sub>	Random Read or Write Cycle Time	190		220	_	260		ns	
t <sub>BWC</sub>	Read-Write Cycle Time	200	_	240		285		ns	
t <sub>RMW</sub>	Read-Modify-Write Cycle Time	220	-	260		310	-	ns	
tPC	Page Mode Cycle Time	100		120		145		ns	
tPRWC	Page Mode Read-Write Cycle Time	110		140	_	170		ns	
t <sub>PRMW</sub>	Page Mode Read-Modify Write Cycle Time	130	-	160	_	195	_	ns	1
tRAC	Access Time from RAS		100	-	120	-	150	ns	8,10
t <sub>CAC</sub>	Access Time from CAS		50	-	60	-	75	ns	9,10
tOFF	Output Buffer Turn-Off Delay	5	25	5	30	5	35	ns	11
t <sub>T</sub>	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	7
t <sub>RP</sub>	RAS Precharge Time	80	_	90	_	100		ns	
t <sub>RAS</sub>	RAS Pulse Width	100	10,000	120	10,000	150	10,000	ns	
t <sub>RSH</sub>	RAS Hold Time	50		60		75	_	ns	<b></b>
tCSH	CAS Hold Time	100		120	-	150	†	ns	
t <sub>CAS</sub>	CAS Pulse Width	50	10,000	60	10,000	75	10,000	ns	
t <sub>RCD</sub>	RAS to CAS Delay Time	25	50	25	60	25	75	ns	13
t <sub>CRP</sub>	CAS to RAS Precharge Time	10	_	10		10		ns	
tCPN	CAS Precharge Time	15		20	_	25		ns	
t <sub>CP</sub>	Page Mode CAS Precharge Time	40	_	50		60	-	ns	
tASR	Row Address Set-Up Time	0	_	0	-	0	-	ns	
trah	Row Address Hold Time	15		15		15	<u> </u>	ns	
tASC	Column Address Set-Up Time	0	_	0	-	0		ns	
tCAH	Column Address Hold Time	20	_	25	_	30	<u> </u>	ns	
tar	Column Address Hold Time Reference to RAS	70	_	85	_	105	_	ns	
t <sub>BCS</sub>	Read Command Set-Up Time	0		0	-	0	-	ns	<b> </b>
t <sub>RCH</sub>	Read Command Hold Time Reference	0	-	0	-	0		ns	12
t <sub>RRH</sub>	Read Command Hold Time Reference to RAS	10	-	15	_	20		ns	12
t <sub>WCH</sub>	Write Command Hold Time	20	_	25		30	† _	ns	+
twcr	Write Command Hold Time Reference to RAS	70	_	85		105	_	ns	
twp	Write Command Pulse Width	20	~	25	_	30		ns	
tRWL	Write Command to RAS Lead Time	25	-	35	_	45		ns	<u> </u>
tCWL	Write Command to CAS Lead Time	25	_	35	-	45	- 1	ns	
t <sub>DS</sub>	Data-In Set-Up Time	0		0		0		ns	14
t <sub>DH</sub>	Data-In Hold Time	20		25	-	30	-	ns	14
tDHR	Data-In Hold Time Reference to RAS	70		85	- 1	105	<u>  _ </u>	ns	<u> </u>
tREF	Refresh Period		4	_	4	_	4	ms	
twcs	Write Command Set-Up Time	0		0	_	0		ns	15

#### ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)

SYMBOL	PARAMETER	TMM41256AP/ AT/AZ-10		TMM41256AP/ AT/AZ-12		TMM41256AP/ AT/AZ-15			NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
tcwD	CAS to WRITE Delay Time	30	_	40	_	50	_	ns	15
t <sub>RWD</sub>	RAS to WRITE Delay Time	80	-	100	-	125		ns	15
t <sub>CSR</sub>	CAS Set-Up Time (CAS before RAS)	10		10	-	10		ns	
t <sub>CHR</sub>	CAS Hold Time (CAS before RAS)	30	-	30	-	30		ns	
<sup>t</sup> RPC	RAS Precharge to CAS Active Time	0		0	-	0	—	ns	
<sup>t</sup> CPT	CAS Precharge Time (CAS before RAS Counter Test)	40	-	50	-	60	_	ns	

#### **CAPACITANCE** ( $V_{CC} = 5V \pm 10\%$ , f = 1MHz, Ta = 0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS
C <sub>I1</sub>	Input Capacitance ( $A_0 \sim A_8$ , $D_{IN}$ )	_	5	
C <sub>12</sub>	Input Capacitance (RAS, CAS, WRITE)	-	7	рF
Co	Output Capacitance (D <sub>OUT</sub> )	_	7	

#### NOTES:

- 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- 2. All voltages are referenced to  $V_{SS}$  .
- 3. I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub>, I<sub>CC5</sub> depend on cycle rate.
- 4. I<sub>CC1</sub>, I<sub>CC4</sub> depend on output loading. Specified values are obtained with the output open.
- 5. An initial pause of 200 µs is required after power-up followed by any 8 RAS cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS Before RAS initialization cycles instead of 8 RAS cycles are required.
- 6. AC measurements assume  $t_T = 5ns$ .
- 7.  $V_{IH}$  (min.) and  $V_{IL}$  (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- 8. Assumes that  $t_{RCD} \leq t_{RCD}$  (max.). If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
- 9. Assume that  $t_{RCD} \ge t_{RCD}$  (max.)
- 10. Measured with a load equivalent to 2 TTL loads and 100pF.
- 11. t<sub>OFF</sub> (max.) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 12. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
- 13. Operation within the  $t_{RCD}$  (max.) limit insures that  $t_{RAC}$  (max.) can be met.  $t_{RCD}$  (max.) is specified as a reference point only: If  $t_{RCD}$  is greater than the specified  $t_{RCD}$  (max.) limit, then access time is controlled exclusively by  $t_{CAC}$ .
- 14. These parameters are referenced to CAS leading edge in early write cycles and to WRITE leading edge in read-write or read-modify-write cycles.
- 15.  $t_{WCS}$ ,  $t_{CWD}$  and  $t_{RWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \ge t_{WCS}$  (min.), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; If  $t_{CWD} \ge t_{CWD}$  (min.) and  $t_{RWD} \ge t_{RWD}$  (min.), the cycle is a read-write cycle or read-modify-write cycle and the data out will contain dataread from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.

#### TIMING WAVEFORMS



#### WRITE CYCLE (EARLY WRITE)



#### • READ-WRITE/READ-MODIFY-WRITE CYCLE



#### PAGE MODE READ CYCLE



#### PAGE MODE WRITE CYCLE (EARLY WRITE)



#### • PAGE MODE READ-WRITE/READ-MODIFY-WRITE CYCLE



Don't care

#### • RAS ONLY REFRESH CYCLE







• HIDDEN REFRESH CYCLE (READ)



#### HIDDEN REFRESH CYCLE (WRITE)



#### • CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



#### **APPLICATION INFORMATION**

#### ADDRESSING

The 18 address bits required to decode 1 of the 262,144 cell locations within the TMM41256AP/AT/ AZ are multiplexed onto the 9 address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks.

The first clock, the Row Address Strobe ( $\overline{RAS}$ ), latches the 9 row address bits into the chip. The second clock, the Column Address Strobe ( $\overline{CAS}$ ), subsequently latches the 9 column address bits into the chip. Each of these signals,  $\overline{RAS}$ , and  $\overline{CAS}$ , triggers a sequence of events which are controlled by different delayed internal clocks.

The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the  $\overline{CAS}$ clock sequence are inhibited until the occurrence of a delayed signal derived from the  $\overline{RAS}$  clock chain. This "gated  $\overline{CAS}$ " feature allows the  $\overline{CAS}$  clock to be externally activated as soon as the Row address Hold Time specification (t<sub>RAH</sub>) has been satisfied and the address inputs have been changed from Row address to Column address information.

#### DATA INPUT/OUTPUT

Data to be written into a selected cell is latched into an on-chip register by a combination of WRITE and  $\overline{CAS}$  while  $\overline{RAS}$  is active. The later of the signals (WRITE or CAS) to make its negative transition is the strobe for the Data In  $(D_{IN})$  register. This permits several options in the write cycle timing. In a write cycle, if the WRITE input is brought low (active) prior to CAS, the D<sub>IN</sub> is strobed by CAS and the set-up and hold times are referenced to CAS. If the input data is not available at CAS time or if it is desired that the cycle be a read-write cycle, the WRITE signal will be delayed until after CAS has made its negative transition. In this "delayed write cycle" the data input set-up and hold times are referenced to the negative edge of WRITE rather than CAS. (To illustrate this feature, D<sub>IN</sub> is referenced to WRITE in the timing diagrams depicting the readwrite and page mode write cycles while the "early write" cycle diagram shows  $D_{IN}$  referenced to  $\overline{CAS}$ ).

Data is retrieved from the memory in a read cycle by maintaining WRITE in the inactive or high state throughout the portion of the memory cycle in which CAS is active (low). Data read from the selected cell will be available at the output within the specified access time.

#### DATA OUTPUT CONTROL

The normal condition of the Data Output ( $D_{OUT}$ ) of the TMM41256AP/AT/AZ is the high impedance (open circuit) state. This is to say, anytime  $\overline{CAS}$  is at a high level, the  $D_{OUT}$  pin will be floating. The only time the output will turn on and contain either a logic 0 or logic 1 is at access time during a read cycle.  $D_{OUT}$  will remain valid form access time until  $\overline{CAS}$  is taken back to the inactive (high level) condition.

#### PAGE MODE

The "Page-Mode" feature of the TMM41256AP/ AT/AZ allows for successive memory operations at multiple column locations of the same row address with increased speed without an increase in power. This is done by strobing the row address into the chip and maintaining the RAS signal at a logic 0 throughout all successive memory cycles in which the row address is common. This "Page Mode" of operation will not dissipate the power associated with the negative going edge of RAS. Also, the time required for strobing in a new row address is eliminated, thereby decreasing the access and cycle times.

#### **RAS** ONLY REFRESH

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 256 row address (A0 ~ A7) within each 4 millisecond time interval. Although any normal memory cycle will perform the refresh operation, this function is most easily accomplished with "RAS-only" cycles, RAS only refresh results in a substantial reduction in operating power. This reduction in power is reflected in the  $I_{CC3}$  specification.

#### CAS BEFORE RAS REFRESH

 $\overline{CAS}$  before  $\overline{RAS}$  refreshing available on the TMM41256AP/AT/AZ offers an alternate refresh method. If  $\overline{CAS}$  is held on low for the specified period (t<sub>CSR</sub>) before  $\overline{RAS}$  goes to low, on chip refresh control clock generators and the refresh address counter are enabled, and an internal refresh operation takes place. After the refresh operation is performed,

the refresh address counter is automatically incremented in preparation for the next  $\overline{CAS}$  before  $\overline{RAS}$  refresh operation.

#### HIDDEN REFRESH

An optional feature of the TMM41256AP/AT/AZ

is that refresh cycles may be performed while maintaining valid data at the output pin. This is referred to as Hidden Refresh. Hidden Refresh is performed by holding CAS at  $V_{1L}$  and taking RAS high and after a specified precharge period ( $t_{RP}$ ), executing a CAS before RAS refresh cycle. (see Figure below)



This feature allows a refresh cycle to be "hidden" among data cycles without affecting the data availability.

# CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh operation of TMM41256AP/ AT/AZ can be tested by CAS BEFORE RAS RE-FRESH COUNTER TEST. This cycle performs READ/WRITE operation taking the internal counter address as row address and the input address as column address.

The test is performed after a minimum of 8  $\overline{CAS}$  before  $\overline{RAS}$  cycles as initialization cycles. The test procedure is as follows.

(1) Write "0" into all the memory cells at normal

write mode.

- ② Select one certain column address and read "0" out and write "1" in each cell by performing CAS BEFORE RAS REFRESH COUNTER TEST (READ-WRITE CYCLE). Repeat this operation 256 times.
- (3) Check "1" out of 256 bits at normal read mode, which was written at (2).
- ④ Using the same column as ②, read "1" out and write "0" in each cell performing CAS BEFORE RAS REFRESH COUNTER TEST. Repeat this operation 256 times.
- (5) Check "0" out of 256 bits at normal read mode, which was written at ④.
- (6) Perform the above (1) to (5) the complement data.

#### OUTLINE DRAWINGS

Plastic DIP

Unit in mm



NOTE: Each lead pitch is 2.54mm. All leads are located within 0.25mm of their true longitudinal position with respect to No. 1 and No. 16 leads. All dimensions are in millimeters.

• Plastic LCC



NOTE: Each lead pitch is 1.27mm. All dimensions are in millimeters.

Plastic ZIP

Unit in mm



- NOTE: Each lead pitch is 1.27mm. All dimensions are in millimeters.
- NOTE: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.