

**TMS4256, TMS4257
262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES**

TEXAS INSTR (ASIC/MEMORY)



25E D

MAY 1983—REVISED JANUARY 1988


- 262,144 × 1 Organization
- Single 5-V Power Supply
 - 5% Tolerance Required for TMS4256-8
 - 10% Tolerance Required for TMS4256-10, -12, -15, and TMS4257-10, -12, -15
- JEDEC Standardized Pinouts
- Performance Ranges:

DEVICE	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)	V _{DD} TOLERANCE
'4256-8	80 ns	40 ns	160 ns	± 5%
'4256-10	100 ns	50 ns	200 ns	± 10%
'4257-10	120 ns	60 ns	220 ns	± 10%
'4256-12	120 ns	60 ns	220 ns	± 10%
'4257-12	150 ns	75 ns	260 ns	± 10%
'4256-15	150 ns	75 ns	260 ns	± 10%
'4257-15				

- Long Refresh Period . . . 4 ms (Max)
- Operations of the TMS4256/TMS4257 Can Be Controlled by TI's SN74ALS2967, SN74ALS2968, and THCT4502 Dynamic RAM Controllers
- All Inputs, Outputs, and Clocks Fully TTL Compatible
- 3-State Unlatched Outputs
- Common I/O Capability with "Early Write" Feature
- Page Mode ('4256) or Nibble-Mode ('4257)
- Low Power Dissipation
- RAS-Only Refresh Mode
- Hidden Refresh Mode
- CAS-Before-RAS Refresh Mode
- Available with MIL-STD-883B Processing and L(0°C to 70°C), E(-40°C to 85°C), or S(-55°C to 100°C) Temperature Ranges (SMJ4256, with 10% Power Supply)

**Dynamic RAMs**

4



PIN NOMENCLATURE	
A0-A8	Address Inputs
CAS	Column-Address Strobe
D	Data In
NC	No Connection
Q	Data Out
RAS	Row-Address Strobe
V _{DD}	5-V Power Supply
V _{SS}	Ground
W	Write Enable

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

Copyright © 1983, Texas Instruments Incorporated

TEXAS INSTR (ASIC/MEMORY) 25E D**description**

The TMS4256 and TMS4257 are high-speed, 262,144-bit dynamic random-access memories, organized as 262,144 words of one bit each. They employ state-of-the-art SMOS (scaled MOS) N-channel double-level polysilicon/polycide gate technology for very high performance combined with low cost and improved reliability.

The '4256-8 with a 5% voltage tolerance has a maximum RAS access time of 80 ns. The '4256/'4257-10, -12, and -15 with 10% voltage tolerances have maximum RAS access times of 100 ns, 120 ns, and 150 ns, respectively.

New SMOS technology permits operation from a single 5-V supply, reducing system power supply and decoupling requirements, and easing board layout. I_{DD} peaks are 125 mA typical, and a -1 V input voltage undershoot can be tolerated, minimizing system noise considerations.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The '4256 and '4257 are offered in 16-pin plastic dual-in-line, 16-pin plastic zig-zag in-line (ZIP), and 18-lead plastic chip carrier packages. They are guaranteed for operation from 0°C to 70°C. The dual-in-line package is designed for insertion in mounting-hole rows on 7.62-mm (300-mil) centers.

operation**address (A0 through A8)**

Eighteen address bits are required to decode 1 of 262,144 storage cell locations. Nine row-address bits are set up on pins A0 through A8 and latched onto the chip by the row-address strobe (RAS). Then the nine column-address bits are set up on pins A0 through A8 and latched onto the chip by the column-address strobe (CAS). All addresses must be stable on or before the falling edges of RAS and CAS. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. CAS is used as a chip select, activating the column decoder and the input and output buffers.

write enable (W)

The read or write mode is selected through the write-enable (W) input. A logic high on the W input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When W goes low prior to CAS, data out will remain in the high-impedance state for the entire cycle, permitting common I/O operation.

data in (D)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of CAS or W strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle, W is brought low prior to CAS and the data is strobed in by CAS with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle, CAS will already be low, thus the data will be strobed in by W with setup and hold times referenced to this signal.

data out (Q)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fanout of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until CAS is brought low. In a read cycle the output goes active after the access time interval $t_{a(C)}$ that begins with the negative transition of CAS as long as $t_{a(R)}$ is satisfied. The output becomes valid after the access time has elapsed and remains valid while CAS is low; CAS going high returns it to a high-impedance state. In a read-modify-write cycle, the output will follow the sequence for the read cycle.

TEXAS INSTR (ASIC/MEMORY) 25E D T-46-23-15

refresh

A refresh operation must be performed at least once every four milliseconds to retain data. This can be achieved by strobing each of the 256 rows (A0-A7). A normal read or write cycle will refresh all bits in each row that is selected. A RAS-only operation can be used by holding CAS at the high (inactive) level, thus conserving power as the output buffer remains in the high-impedance state.

CAS-before-RAS refresh

The CAS-before-RAS refresh is utilized by bringing CAS low earlier than RAS (see parameter tCLRL) and holding it low after RAS falls (see parameter tRLCHR). For successive CAS-before-RAS refresh cycles, CAS can remain low while cycling RAS. The external address is ignored and the refresh address is generated internally.

hidden refresh

Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding CAS at VIL after a read operation and cycling RAS after a specified precharge period, similar to a CAS-before-RAS refresh cycle. The external address is also ignored during the hidden refresh cycles. The data at the output pin remains valid up to the maximum CAS low pulse duration, tw(CL).

page mode (TMS4256)

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing random column addresses onto the chip. Thus, the time required to set up and strobe sequential row addresses for the same page is eliminated. The maximum number of columns that can be addressed is determined by tw(RL), the maximum RAS low pulse duration.

nibble mode (TMS4257)

Nibble-mode operation allows high-speed serial read, write, or read-modify-write access of 1 to 4 bits of data. The first bit is accessed in the normal manner with read data coming out at ta(C) time. The next sequential nibble bits can be read or written by cycling CAS while RAS remains low. The first bit is determined by the row and column addresses, which need to be supplied only for the first access. Column A8 and row A8 (CA8, RA8) provide the two binary bits for initial selection of the nibble addresses. Thereafter, the falling edge of CAS will access the next bit of the circular 4-bit nibble in the following sequence:



In nibble-mode, all normal memory operations (read, write, or read-modify-write) may be performed in any desired combination.

power-up


To achieve proper device operation, an initial pause of 200 μ s is required after power up, followed by a minimum of eight initialization cycles.

TEXAS INSTR (ASIC/MEMORY) 25E D

Dynamic RAMs


4

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std. 91-1084 and IEC Publication 617-12.
The pin numbers shown are for the 16-pin dual-in-line package.

functional block diagram



TEXAS INSTR (ASIC/MEMORY) 25E D

T-46-23-15

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Voltage range for any pin, including V _{DD} supply (see Note 1)	-1 V to 7 V
Short circuit output current	50 mA
Power dissipation	1 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to V_{SS}.

Dynamic RAMs

4

recommended operating conditions

	MIN	NOM	MAX	UNIT
V _{DD} Supply voltage ('4256/'4257-10, -12, -15)	4.5	5	5.5	V
V _{DD} Supply voltage ('4256-8)	4.75	5	5.25	V
V _{SS} Supply voltage		0		V
V _{IH} High-level input voltage	2.4		6.5	V
V _{IL} Low-level input voltage (see Note 2)	-1		0.8	V
T _A Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as maximum, is used in this data sheet for logic voltage levels only.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

TEXAS INSTR (ASIC/MEMORY) 25E D

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TMS4256-8		TMS4256-10 TMS4257-10		UNIT
		MIN	MAX	MIN	MAX	
V _{OH} High-level output voltage	I _{OH} = -5 mA	2.4		2.4		V
V _{OL} Low-level output voltage	I _{OL} = 4.2 mA		0.4		0.4	V
I _I Input current (leakage)	V _I = 0 V to 6.5 V, V _{DD} = 5 V, All other pins = 0 V to 6.5 V		±10		±10	μA
I _O Output current (leakage)	V _O = 0 V to 5.5 V, V _{DD} = 5 V, CAS high		±10		±10	μA
I _{DD1} Average operating current during read or write cycle	t _c = minimum cycle, Output open		70		70	mA
I _{DD2} Standby current	After 1 memory cycle, RAS and CAS high, Output open		4.5		4.5	mA
I _{DD3} Average refresh current	t _c = minimum cycle, RAS cycling, CAS high, Output open		70		68	mA
I _{DD4} Average page-mode current	t _{c(P)} = minimum cycle, RAS low, CAS cycling, Output open		60		50	mA
I _{DD5} Average nibble-mode current	t _{c(N)} = minimum cycle, RAS low, CAS cycling, Output open				45	mA

PARAMETER	TEST CONDITIONS	TMS4256-12		TMS4256-16 TMS4257-12		UNIT
		MIN	MAX	MIN	MAX	
V _{OH} High-level output voltage	I _{OH} = -5 mA	2.4		2.4		V
V _{OL} Low-level output voltage	I _{OL} = 4.2 mA		0.4		0.4	V
I _I Input current (leakage)	V _I = 0 V to 6.5 V, V _{DD} = 5 V, All other pins = 0 V to 6.5 V		±10		±10	μA
I _O Output current (leakage)	V _O = 0 V to 5.5 V, V _{DD} = 5 V, CAS high		±10		±10	μA
I _{DD1} Average operating current during read or write cycle	t _c = minimum cycle, Output open		65		60	mA
I _{DD2} Standby current	After 1 memory cycle, RAS and CAS high, Output open		4.5		4.5	mA
I _{DD3} Average refresh current	t _c = minimum cycle, RAS cycling, CAS high, Output open		53		48	mA
I _{DD4} Average page-mode current	t _{c(P)} = minimum cycle, RAS low, CAS cycling, Output open		45		40	mA
I _{DD5} Average nibble-mode current	t _{c(N)} = minimum cycle, RAS low, CAS cycling, Output open		40		35	mA

8961725 0076887 4

**TMS4256, TMS4257
262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES**

TEXAS INSTR (ASIC/MEMORY) 25E D T-46-23-15

capacitance over recommended supply voltage range and operating free-air temperature range,
 $f = 1 \text{ MHz}$

PARAMETER	MAX	UNIT
$C_{i(A)}$ Input capacitance, address inputs	5	pF
$C_{i(D)}$ Input capacitance, data input	5	pF
$C_{i(RC)}$ Input capacitance strobe inputs	5	pF
$C_{i(W)}$ Input capacitance, write enable input	7	pF
C_o Output capacitance	7	pF

Dynamic RAMs

4

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TMS4256-8		TMS4256-10 TMS4257-10		UNIT
			MIN	MAX	MIN	MAX	
$t_{a(C)}$ Access time from $\overline{\text{CAS}}$	$t_{RLCL} \geq \text{MAX}, C_L = 100 \text{ pF},$ Load = 2 Series 74 TTL gates	t_{CAC}	40	50	ns	ns	
$t_{a(R)}$ Access time from $\overline{\text{RAS}}$	$t_{RLCL} = \text{MAX}, C_L = 100 \text{ pF},$ Load = 2 Series 74 TTL gates	t_{RAC}	80	100	ns	ns	
$t_{dis(CH)}$ Output disable time after $\overline{\text{CAS}}$ high	$C_L = 100 \text{ pF},$ Load = 2 Series 74 TTL gates	t_{OFF}	0	20	0	30	ns

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TMS4256-12		TMS4256-15 TMS4257-12 TMS4257-15		UNIT
			MIN	MAX	MIN	MAX	
$t_{a(C)}$ Access time from $\overline{\text{CAS}}$	$t_{RLCL} \geq \text{MAX}, C_L = 100 \text{ pF},$ Load = 2 Series 74 TTL gates	t_{CAC}	60	75	ns	ns	
$t_{a(R)}$ Access time from $\overline{\text{RAS}}$	$t_{RLCL} = \text{MAX}, C_L = 100 \text{ pF},$ Load = 2 Series 74 TTL gates	t_{RAC}	120	150	ns	ns	
$t_{dis(CH)}$ Output disable time after $\overline{\text{CAS}}$ high	$C_L = 100 \text{ pF},$ Load = 2 Series 74 TTL gates	t_{OFF}	0	30	0	30	ns

timing requirements over recommended supply voltage range and operating free-air temperature range

PARAMETER	ALT. SYMBOL	TMS4256-8		TMS4256-10 TMS4257-10		UNIT	
		MIN	MAX	MIN	MAX		
t _{c(P)}	Page-mode cycle time (read or write cycle)	t _{PC}	70	100		ns	
t _{c(PM)}	Page-mode cycle time (read-modify-write cycle)	t _{PCM}	95	135		ns	
t _{c(rd)}	Read cycle time [†]	t _{RC}	160	200		ns	
t _{c(W)}	Write cycle time	t _{WC}	160	200		ns	
t _{c(rdW)}	Read-write/read-modify-write cycle time	t _{RWC}	185	235		ns	
t _{w(CHP)}	Pulse duration, CAS high (page mode)	t _{CP}	20	40		ns'	
t _{w(CH)}	Pulse duration, CAS high (non-page mode)	t _{CPN}	26	25		ns	
t _{w(CL)}	Pulse duration, CAS low [‡]	t _{CAS}	40	10,000	50	10,000	ns
t _{w(RH)}	Pulse duration, RAS high	t _{RP}	70	90		ns	
t _{w(RL)}	Pulse duration, RAS low [§]	t _{RAS}	80	10,000	100	10,000	ns
t _{w(W)}	Write pulse duration	t _{WP}	20	30		ns	
t _t	Transition times (rise and fall) for RAS and CAS	t _T	3	50	3	50	ns
t _{su(CA)}	Column-address setup time	t _{ASC}	0	0		ns	
t _{su(RA)}	Row-address setup time	t _{ASR}	0	0		ns	
t _{su(D)}	Data setup time	t _{DS}	0	0		ns	
t _{su(rd)}	Read-command setup time	t _{RCS}	0	0		ns	
t _{su(WCL)}	Early write-command setup time before CAS low	t _{WCS}	0	0		ns	
t _{su(WCH)}	Write-command setup time before CAS high	t _{CWL}	20	30		ns	
t _{su(WRH)}	Write-command setup time before RAS high	t _{RWL}	20	30		ns	
t _{h(CLCA)}	Column-address hold time after CAS low	t _{CAH}	15	15		ns	
t _{h(RA)}	Row-address hold time	t _{RAH}	15	15		ns	
t _{h(RLCA)}	Column-address hold time after RAS low	t _{AR}	65	65		ns	
t _{h(CLD)}	Data hold time after CAS low	t _{DH}	20	30		ns	
t _{h(RLD)}	Data hold time after RAS low	t _{DHR}	60	80		ns	
t _{h(WLD)}	Data hold time after W low	t _{DH}	20	30		ns	
t _{h(Chrd)}	Read-command hold time after CAS high	t _{RCH}	0	0		ns	
t _{h(RHrd)}	Read-command hold time after RAS high	t _{RRH}	10	10		ns	
t _{h(CLW)}	Write-command hold time after CAS low	t _{WCH}	20	30		ns	
t _{h(RLW)}	Write-command hold time after RAS low	t _{WCR}	65	80		ns	

Continued next page.

NOTE 3: Timing measurements are referenced to V_{IIL} max and V_{IH} min.[†]All cycle times assume t_t = 5 ns.[‡]In a read-modify-write cycle, t_{CLWL} and t_{su(WCH)} must be observed. Depending on the user's transition times, this may require additional CAS low time (t_{w(CL)}). This applies to page-mode read-modify-write also.[§]In a read-modify-write cycle, t_{RLWL} and t_{su(WRH)} must be observed. Depending on the user's transition times, this may require additional RAS low time (t_{w(RL)}).

8961725 0076889 8

**TMS4256, TMS4257
262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES**

TEXAS INSTR (ASIC/MEMORY) 25E D T-46-23-15

**timing requirements over recommended supply voltage range and operating free-air temperature range
(continued)**

PARAMETER	ALT. SYMBOL	TMS4256-8		TMS4256-10 TMS4257-10		UNIT	
		MIN	MAX	MIN	MAX		
t_{RLCH}	Delay time, RAS low to CAS high	t_{CSH}	80		100	ns	
t_{CHRL}	Delay time, CAS high to RAS low	t_{CRP}	0		0	ns	
t_{CLRH}	Delay time, CAS low to RAS high	t_{RSH}	40		50	ns	
t_{RLCHR}	Delay time, RAS low to CAS high ¹	t_{CHR}	20		20	ns	
t_{CLRL}	Delay time, CAS low to RAS low ¹	t_{CSR}	10		10	ns	
t_{RHCL}	Delay time, RAS high to CAS low ¹	t_{RPC}	0		0	ns	
t_{CLWL}	Delay time, CAS low to W low (read-modify-write cycle only)	t_{CWD}	40		50	ns	
t_{RLCL}	Delay time, RAS low to CAS low (maximum value specified only to guarantee access time)	t_{RCD}	25	40	25	50	ns
t_{RLWL}	Delay time, RAS low to W low (read-modify-write cycle only)	t_{RWD}	80		100	ns	
t_{rf}	Refresh time interval	t_{REF}		4	4	ms	

Continued next page.

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.

¹CAS-before-RAS refresh only.

Dynamic RAMs

4

TEXAS INSTR (ASIC/MEMORY) 25E D

timing requirements over recommended supply voltage range and operating free-air temperature range
(continued)

PARAMETER	ALT. SYMBOL	TMS4256-12		TMS4256-15		UNIT
		MIN	MAX	MIN	MAX	
$t_{C(P)}$	t_{PC}	120		145		ns
$t_{C(PM)}$	t_{PCM}	160		190		ns
$t_{C(rd)}$	t_{RC}	220		260		ns
$t_{C(W)}$	t_{WC}	220		280		ns
$t_{C(rdW)}$	t_{RWC}	260		305		ns
$t_{W(CH)P}$	t_{CP}	50		60		ns
$t_{W(CH)}$	t_{CPN}	25		25		ns
$t_{W(CL)}$	t_{CAS}	60	10,000	75	10,000	ns
$t_{W(RH)}$	t_{RP}	90		100		ns
$t_{W(RL)}$	t_{RAS}	120	10,000	150	10,000	ns
$t_{W(W)}$	t_{WP}	30		45		ns
t_t	t_T	3	50	3	50	ns
$t_{su(CA)}$	t_{ASC}	0		0		ns
$t_{su(RA)}$	t_{ASR}	0		0		ns
$t_{su(D)}$	t_{DS}	0		0		ns
$t_{su(rd)}$	t_{RCS}	0		0		ns
$t_{su(WCL)}$	t_{WCS}	0		0		ns
$t_{su(WCH)}$	t_{CWL}	35		45		ns
$t_{su(WRH)}$	t_{RWL}	35		45		ns
$t_h(CLCA)$	t_{CAH}	20		25		ns
$t_h(RA)$	t_{RAH}	15		15		ns
$t_h(RLCA)$	t_{AR}	80		100		ns
$t_h(CLD)$	t_{DH}	30		45		ns
$t_h(RLD)$	t_{DHR}	90		120		ns
$t_h(WLD)$	t_{DH}	30		45		ns
$t_h(Chrd)$	t_{RCH}	0		0		ns
$t_h(RHrd)$	t_{RRH}	10		10		ns
$t_h(CLW)$	t_{WCH}	30		45		ns
$t_h(RLW)$	t_{WCR}	90		120		ns

Continued next page.

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.

[†]All cycle times assume $t_t = 5$ ns.

[‡]In a read-modify-write cycle, t_{CLWL} and $t_{su(WCH)}$ must be observed. Depending on the user's transition times, this may require additional CAS low time ($t_w(CL)$). This applies to page-mode read-modify-write also.

^{\$}In a read-modify-write cycle, t_{RLWL} and $t_{su(WRH)}$ must be observed. Depending on the user's transition times, this may require additional RAS low time ($t_w(RL)$).

8961725 0076891 6

**TMS4256, TMS4257
262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES**

TEXAS INSTR (ASIC/MEMORY) 25E D T-46-23-15

**timing requirements over recommended supply voltage range and operating free-air temperature range
(concluded)**

PARAMETER	ALT. SYMBOL	TMS4256-12 TMS4257-12		TMS4256-15 TMS4257-15		UNIT
		MIN	MAX	MIN	MAX	
t _{RLCH} Delay time, RAS low to CAS high	t _{CSH}	120		150		ns
t _{CHRL} Delay time, CAS high to RAS low	t _{CRP}	0		0		ns
t _{CLRH} Delay time, CAS low to RAS high	t _{RSH}	60		75		ns
t _{RLCHR} Delay time, RAS low to CAS high ¹	t _{CHR}	25		30		ns
t _{CLRL} Delay time, CAS low to RAS low ¹	t _{CSR}	10		20		ns
t _{RHCL} Delay time, RAS high to CAS low ¹	t _{RPC}	0		0		ns
t _{CLWL} Delay time, CAS low to W low (read-modify-write cycle only)	t _{CWD}	60		70		ns
t _{RLCL} Delay time, RAS low to CAS low (maximum value specified only to guarantee access time)	t _{RCD}	25	60	25	76	ns
t _{RLWL} Delay time, RAS low to W low (read-modify-write cycle only)	t _{RWD}	120		145		ns
t _{rf} Refresh time interval	t _{REF}		4		4	ms

NOTE 3: Timing measurements are referenced to V_IL max and V_IH min.

¹CAS-before-RAS refresh only.

Dynamic RAMs

4

NIBBLE-MODE CYCLE

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	ALT. SYMBOL	TMS4257-10		TMS4257-12		TMS4257-15		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{a(CN)} Nibble-mode access from CAS	t _{NCAC}		25		30		40	ns


timing requirements over recommended supply voltage range and operating free-air temperature range

PARAMETER	ALT. SYMBOL	TMS4257-10		TMS4257-12		TMS4257-15		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{c(N)} Nibble-mode cycle time	t _{NC}	60		60		75		ns
t _{c(rdWN)} Nibble-mode read-modify-write cycle time	t _{NRMW}	70		85		105		
t _{CLRHN} Nibble-mode delay time, CAS low to RAS high	t _{NRSH}	25		30		40		
t _{CLWLN} Nibble-mode delay time, CAS to W delay	t _{NCWD}	20		25		30		
t _{w(CLN)} Nibble-mode pulse duration, CAS low	t _{NCAS}	25		30		40		
t _{w(CHN)} Nibble-mode pulse duration, CAS high	t _{NCP}	15		20		25		
t _{su(WCHN)} Nibble-mode write command setup before CAS high	t _{NGWL}	20		25		35		

NOTE 3: Timing measurements are referenced to V_IL max and V_IH min.

TEXAS INSTR (ASIC/MEMORY) 25E D

read cycle timing




■ 8961725 0076893 T ■

TMS4256, TMS4257
262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES

TEXAS INSTR (ASIC/MEMORY) 25E D

early write cycle timing

T-46-23-15



Dynamic RAMs


4

TEXAS INSTR (ASIC/MEMORY) 25E D

write cycle timing

Dynamic RAMs

4




[†]The enable time t_{en} for a write cycle is equal in duration to the access time from CAS ($t_a(C)$) in a read cycle; but the active levels at the output are invalid.

8961725 0076895 3

TMS4256, TMS4257
262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES

TEXAS INSTR (ASIC/MEMORY) 25E D T-46-23-15


read-write/read-modify-write cycle timing



Dynamic RAMs

4

page-mode read cycle timing



NOTE 4: A write cycle or a read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify-write timing specifications are not violated.

■ 8961725 0076897 ? ■


TMS4256

262,144-BIT DYNAMIC RANDOM-ACCESS MEMORY

TEXAS INSTR (ASIC/MEMORY) 25E D

page-mode write cycle timing

T-46-23-15




NOTE 5: A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as read and read-modify-write timing specifications are not violated.

Dynamic RAMs

4





NOTE 6: A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.


■ 8961725 0076899 0 ■

TMS4257
262,144-BIT DYNAMIC RANDOM-ACCESS MEMORY

TEXAS INSTR (ASIC/MEMORY) 25E D

nibble-mode read cycle timing

T-46-23-15



Dynamic RAMs

4


4-21



nibble-mode write cycle timing

Dynamic RAMs

4




■ 8961725 0076901 5

TMS4257
262,144-BIT DYNAMIC RANDOM-ACCESS MEMORY

TEXAS INSTR (ASIC/MEMORY) 25E D T-46-23-15

nibble-mode read-modify-write-cycle timing



Dynamic RAMs


4

4-23


**TEXAS
INSTRUMENTS**

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

RAS-only refresh cycle timing



hidden refresh cycle timing




■ 8961725 0076903 9 ■

TMS4256, TMS4257
262,144-BIT DYNAMIC RANDOM-ACCESS MEMORIES

TEXAS INSTR (ASIC/MEMORY) 25E D T-46-23-15

automatic (CAS-before-RAS) refresh cycle timing



Dynamic RAMs

4

TEXAS
INSTRUMENTS
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

4-25