65,536 x 1 Dynamic RAM

DISTINCTIVE CHARACTERISTICS

- High speed RAS access of 100 and 120ns
- Single +5V ±10% power supply
- Low power 22mW standby
 - 330mW active 220ns cycle time - 385mW active — 190ns cycle time
- Read, Write, Read-Modify-Write, Page-Mode and RAS-Only refresh capability
- CAS controlled three-state output
- · Fast cycle times of 190 and 220ns

GENERAL DESCRIPTION

The Am9064 is a high speed, high-performance dynamic RAM, organized $65,536 \times 1$ and manufactured using advanced NMOS silicon-gate technology. The design is optimized for both high speed and low power dissipation, and only a single +5V supply is needed because the onchip substrate-bias generator (compensated for temperature and supply variations) provides the necessary back bias.

The Am9064 features multiplexed addressing, and all input signals, including clocks, are TTL-compatible; input and output signals are the same polarity, and the three-state output buffer is CAS controlled. The Hi-C single-transistor memory cell is used to enhance signal margin and reduce the *a*-particle-induced soft-error rate.



PRODUCT SELECTOR GUIDE

Part Number	Am9064-10	Am9064-12	Am9064-15		
RAS Access Time	100	120	150		
CAS Access Time	55	65	75		



- **A₀ A₇** Eight multiplexed inputs, first provide eight row address inputs and then eight column address inputs, all within one normal memory cycle. The eight row address inputs (meeting the setup and hold times t_{ASR} and t_{RAH}) are latched in by RAS_1 . The eight column address inputs, (meeting the setup and hold times t_{ASC} , t_{CAH} and t_{AR} are latched in by CAS_1 . The combined row and column address inputs (16 total) will select one of 65,536 memory bits for Read, Write, or Read-Modify-Write operation. In addition, the memory refresh function is also performed in any memory cycle (including RAS only refresh cycle), on two of 256 rows specified by $A_0 A_6$, while A_7 is not used. Page-mode cycles excluded.)
- D_{IN} The Data Input. The data input, (meeting setup and hold times t_{DS}, t_{DH} and t_{DHR}) is latched in by either WE1 or CAS1 whichever comes later, while RAS is LOW.
- **RAS** The Row-Address-Strobe control clock. RAS1 latches the row address on A₀ – A₇ and activates a memory cycle. RAS1 ends the active memory cycle and precharges the memory's dynamic circuits. Memory cycle time, as defined by the RAS clock, has a very large operating range; however RAS LOW pulse width (t_{RAS}) and RAS HIGH pulse width (t_{RP} must satisfy the specified minimum and maximum values in order to maintain continuous memory operation and data retention. RAS alone controls memory refresh function.

APPLICATION INFORMATION

DEVICE DESCRIPTION

The Am9064 is a state-of-the-art high performance 64K DRAM combining the fastest DRAM speed available (100ns access time) with low power (standby current < 4mA). It is designed to operate with a single + 5V power supply, and all inputs/output voltage levels are TTL compatible, making the Am9064 easy to integrate into a wide range of systems. The Am9064 is offered in two grades of operating ambient temperature range, the commercial grade (Am9064-12DC) covers from 0 to +70°C and the extended grade (Am9064-12DC) covers from -55 to +110°C military applications. Where the memory system reliability is of primary importance, the Am9064 design provides the solution with the following safety features:

The Am9064:

 Allows V_{CC} power-up with floating input levels without causing excess I_{CC} current surges (see Initialization).

Can tolerate real time V_{CC} fluctuation between 4.5 and 5.5V while memory chip is in operation.

- Accepts input voltage transition overshoot (V_{CC} + 1V) and undershoot (-2V).
- Is fabricated with an NMOS technology that is optimized to provide very high 64K DRAM device latch-up voltage, typically in excess of 10V; (however, it is not recommended to operate Am9064 with V_{CC} over +7V; see Maximum Ratings).

The fast switching characteristics of the Am9064 are designed to fit into memory system constraints. For a fast Read Cycle, Am9064 offers fast t_{CAC} (about 50 to 55% of t_{RAC}), thus

- **CAS** The Column-Address-Strobe control clock. With RAS LOW, CAS1 latches the column address and activates the memory input and output operations. With WE LOW, CAS controls the input timing; with WE HIGH, CAS controls the timing of valid output. CAS HIGH turns off DOUT (DOUT = high impedance). In page-mode, CAS cycle time defines the page-mode cycle time.
- WE The Write Enable Control Clock. WE timing relative to CAS and RAS will define one of three memory cycles. 1) RAS and CAS both LOW, and WE HIGH will define a read cycle; 2) WE LOW (meeting the setup and hold times twcs, twcH and twcR) will define an Early Write Cycle; 3) WE first HIGH and then LOW (meeting t_{CWD} and t_{RWD} delay times) will define a Read-Write/Read-Modify-Write Cycle.

providing 45 to 50% of t_{RAC} access time for address multiplexing on a memory board. For a Write operation, fast t_{RWL} and t_{CWL} allow fast Read-Write or Read-Modify-Write cycles, useful for memory systems which include Error Detection/Correction (EDC) schemes to boost memory reliability. (For a detailed reference on EDC, see "Am2960 Series Dynamic Memory Support Handbook," AMD Application.)

The Am9064 includes all standard 64K DRAM memory cycles: Read, Early Write (for the case of common I/O), Read-Write or Read-Modify-Write, PAS-Only Refresh, and Page-Mode cycles. Two clock inputs (RAS and CAS) are needed to latch the multiplexed row and column addresses on the eight address inputs, A0 - A7, and a third clock input (WE) distinguishes between Read and Write cycles. Proper input or output operation on each memory bit requires all three timing control clocks (RAS, CAS, and WE). Memory refresh operation is most efficient through the RAS-Only Refresh Cycle when using a dynamic RAM controller like Am2964B. The Am9064 accomplishes 128 refresh cycles (A0 - A6) in 2ms and 256 refresh cycles (A0 - A7) in 4ms. Multiplexed address inputs allow the Am9064 to be packaged in a standard 16-pin DIP with pin 1 not connected. With pin 1 uncommitted, the Am9064 is compatible with the JEDEC standards for the 64K DRAM and allows for future expansion to 256K DRAM.

DEVICE INITIALIZATION

An initial pause of 100μ s is required after V_{CC} power-up. This time delay is needed for the on-chip substrate-bias generator to pump enough negative charge into the substrate to establish the operating back bias voltage. This is followed by a wake-up sequence of eight (8) RAS cycles to initialize the internal dynamic circuits. If the device remains in standby

mode for more than 2ms while V_{CC} is on, the wake-up sequence of any eight FAS cycles will be necessary prior to normal operation. A power-up safety feature has been designed into the Am9064; special circuits within the chip prevent current surges during initial system power-up. These circuits allow the Am9064 to be powered up to a standby mode (where current is low and output is in high impedance) independent of the initial FAS input logic level. (See Figures 1 and 2). The power-up circuit is completely transparent to normal circuit operation.

Figure I. V_{CC} Supply Current Waveform during V_{CC} Power up, $\overline{RAS} = \overline{CAS} = V_{CC}$



AF000010

Figure 2. V_{CC} Supply Current Waveform during V_{CC} Power Up, $\overline{RAS} = \overline{CAS} = V_{SS}$



ADDRESSING

Eight address inputs are multiplexed to provide 16 address bits. The first set of eight address inputs (Row address) is latched by RAS, and the second set (Column address) is latched by CAS. Together, the 16 address bits will decode one of 65,536 cell locations.

Proper address multiplexing requires that \overline{CAS} follow \overline{RAS} by a specified delay time (t_{RCD}). Minimum t_{RCD} is determined by the following equation:

 t_{RCD} (min) = $t_{RAH} + 2t_T + t_{ASC}$ where t_{RAH} and t_{ASC} are specified DRAM characteristics, and $2t_T$ are the address and CAS transition times, dependent on the memory board design. The maximum t_{RCD} is derived from the access time limits.

 t_{RCD} (max) = $t_{RAC} - t_{CAC}$. If t_{RCD} (max) is exceeded, the access time will be determined by t_{CAC} . The multiplex timing window of interest for system design is t_{RCD} (max) — t_{RAH} (see Figure 3).



() t_T + skew (CAS relative to RAS)

OPERATING CYCLES

READ CYCLE

The Memory Read cycle begins with the row addresses valid and the RAS clock transitioning from HIGH to LOW. The CAS clock must also make a transition from HIGH to LOW at the specified tRCD timing limits when the column addresses are latched. These clocks are linked in such a manner that the access time of the device is independent of the address multiplex window, however the CAS clock must be active before or at the tRCD maximum for an access (data valid) from the RAS clock edge to be valid (tRAC). If the tRCD maximum condition is not met, the access (t_{CAC}) from the CAS clock active transition will determine read access time. The external CAS signal is ignored until an internal RAS signal is available. as shown in the functional block diagram. This gating feature on the CAS clock allows the external CAS signal to become active as soon as the row address hold time (tRAH) specification has been met and thus defines the tRCD minimum specification. The time difference between tRCD minimum and tRCD maximum can be used to absorb skew delays in switching the address bus from row to column addresses to generate the CAS clock.

Once the clocks have become active, they must stay active for certain minimums (t_{RAS} for the RAS clock; t_{CAS} for the CAS clock) and the RAS clock must stay inactive for a minimum time (t_{RP}). The former is for the completion of the cycle in progress and the latter allows the device internal circuitry to be precharged for the next active cycle.

 D_{OUT} is not latched and is valid as long as the CAS clock is active; the output will switch to the high impedance mode when the CAS clock goes inactive. The CAS clock can remain active for a maximum of 10ns (t_{CRP}) into the next cycle. To perform a Read Cycle, the Write Enable (WE) input must be held HIGH from the time the CAS clock makes its active transition (t_{RCH}) to the time when it transitions into the inactive mode (t_{RCH}).

WRITE CYCLE

A Write Cycle is similar to a Read Cycle except that the Write Enable (WE) clock must go active LOW at or before the time that the CAS clock goes active. In this case the cycle in progress is referred to as an early Write Cycle. In an early Write Cycle, the Write Clock and D_{IN} are referenced to the Write Clock randing. There are two important parameters with respect to the Write Cycle: the

column-strobe-to-write lead time (t_{CWL}) and the row-strobe-towrite lead time (t_{RWL}). These are the minimum times that the RAS and CAS clocks need to be active after the write operation has started (WE clock LOW).

It is also possible to perform a late Write Cycle. For this cycle, the Write Clock is activated after \overline{CAS} goes LOW, which is beyond t_{WCS} minimum time so the parameters t_{CWL} and t_{RWL} must be satisfied before terminating this cycle. The difference between an early Write Cycle and a late Write Cycle is that in a late Write Cycle the Write Enable clock can occur much later in time with respect to the active transition of the \overline{CAS} clock. This time could be as long as 10 microseconds — (t_{RWL} + t_{RP} + 2t_T).

At the start of a Write Cycle. D_{OUT} is in a Hi-Z condition and remains so throughout the cycle. It remains Hi-Z because the active transition of the Write Enable clock prevents the CAS clock from enabling the output buffers, as shown in the Functional Block Diagram. This characteristic can be effectively utilized in a system that has a common input/output bus, with the only stipulation being the system must use only the early write mode.

READ-MODIFY-WRITE AND READ-WRITE CYCLES

As the name implies, both a Read and a Write Cycle are accomplished at the same cell location during a single access. The Read-Modify-Write Cycle is similar to the late Write Cycle discussed above.

For the Read-Modify-Write Cycle, a normal Read Cycle is initiated with the \overline{WE} clock HIGH. After the data is read, \overline{WE} is transitioned to LOW and D_{IN} is setup and held with respect to the active edge of \overline{WE} . This cycle assumes a zero modify time between read and write.

Another variation of the Read-Modify-Write Cycle is the Read-Write Cycle, in which the two parameters, t_{RWD} and t_{CWD} play an important role. A Read-Write Cycle starts as a normal Read Cycle with the WE clock being transitioned at minimum t_{RWD} or minimum t_{CWD} time, depending upon the application. This results in starting a write operation to the selected cell even before D_{OUT} occurs. In this case, D_{IN} is set up with respect to the WE clock active edge.

PAGE-MODE CYCLES

Page-mode operation allows faster successive data operations at the 256 column locations. Page access (t_{CAC}) on the Am9064 is typically half the regular RAS clock access (tRAC). Page-mode operation consists of holding the RAS clock active while cycling the CAS clock to access the column locations determined by the 8-bit address field. There are two controlling factors which serve to limit the access to all 256 column locations in one RAS clock active operation. These are the refresh interval of the device (2ms/128 = 15.6 microseconds) and the maximum active time specification for the RAS clock (10 microseconds). Since 10 microseconds is the smaller value, the maximum specification of the RAS clock on-time limits the number of sequential page accesses possible. Ten microseconds will provide approximately 50 successive page accesses for every row address selected before the RAS clock is reset.

The page cycle is always initiated with a row address being provided and latched by the RAS clock, followed by the column address and CAS clock. From the timing illustrated, the initial cycle is a normal Read or Write cycle, followed by the shorter CAS cycles (tpc). The CAS cycle time (tpc) consists of the CAS clock active time, (tCAS) the CAS clock precharge time (t_CP) and two transitions. In addition to Read and Write cycles, a Read-Modify-Write Cycle can also be performed in a page-mode operation. For a Read-Modify-Write or Read-Write type cycle, the conditions normal to that mode

of operation will apply in the page-mode also. Any combination of Read, Write and Read-Modify-Write cycles can be performed to suit any particular application.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature; therefore, to retain the correct information, the bits need to be refreshed at least once every 2ms. This is accomplished by sequentially cycling through the 128 row address locations every 2ms, or at least one row every 15.6 microseconds. A normal read or write operation to the RAM will serve to refresh all the bits (256) associated with the particular row decoded.

RAS-Only Refresh

When the memory component is in standby, the RAS-Only Refresh scheme is employed. This refresh method performs a RAS-Only cycle on all 128 row addresses every 2ms; the row addresses are latched with the RAS clock, and the associated internal row locations are refreshed. The CAS clock is not required and should be inactive, or HIGH, to conserve power.

DATA OUTPUT OPERATION

The Am9064 has a \overrightarrow{CAS} controlled three-state data output (D_{OUT}) which remains valid from the access time as long as \overrightarrow{CAS} is LOW. d_{OUT} can be turned off to the high impedance state only when \overrightarrow{CAS} is HIGH, and remains in Hi-Z as long as \overrightarrow{CAS} stays HIGH. The output data is the same polarity as the input data. The following table summarizes the D_{OUT} state for various cycles.

Туре	of Cycle	DOUT				
Read Cycle		Data from Addressed Memory Cell				
Early Write	Cycle	Hi-Z				
Delayed Wr	ite Cycle	Indeterminate, until after tRAC and tCAC				
RAS	CAS HIGH	Hi-Z				
Refresh Cycles	CAS LOW	Data from Last Read Cycle				
CAS-Only C RAS HIGH	Cycle	Hi-Z				
Read-Modif	y-Write Cycle	Data from Addressed Memory Cell				

ON-CHIP GUBSTRATE-BIAS GENERATOR

The Am9064 has an on-chip substrate-bias (VBB) generator integrated into the DRAM peripheral circuitry. This accomplishes three purposes:

- It allows the use of single +5V supply (V_{CC}), so it does away with the need for an external V_{BB} supply. This has become the standard for all NMOS DRAMs 64K and higher.
- It maintains the high performance of the N-channel MOSFET by providing a stable negative voltage bias (-3V) on the p-type substrate, reducing the parasitic PN junction capacitance and the body effect of the MOSFET threshold voltage.
- It avoids minority charge injection from a node voltage undershoot to -2V on all inputs.

In addition to the above design features, the fact that the bias generator* is incorporated on-chip makes it possible to shield the V_{BB} bias level from any fluctuations of the external V_{CC} power supply. This on-chip generator has the following characteristics:

- Am9064
- 1. V_{BB} level is independent of V_{CC}, for V_{CC} \ge 3V.
- 2. $V_{\mbox{\scriptsize BB}}$ level is compensated for temperature variation.
- 3. Upper and lower levels of $V_{\mbox{\scriptsize BB}}$ are regulated.

In summary, the V_{BB} bias-generator can tolerate a V_{CC} range of 3 to 8V, temperature range of ~55 to +110°C, and cycle dependent capacitive coupling.

ALPHA-PARTICLE-INDUCED SOFT ERRORS

One of the primary causes of soft errors in DRAMs is due to the presence of alpha-particles emitted from the decay of uranium and thorium in the IC packaging materials. When an alpha-particle enters the silicon chip substrate, approximately one million electron-hole pairs are created in the bulk silicon. These generated carriers diffuse and the electrons are collected by depletion layers resulting in the partial or total filling of initially empty potential wells. If the "collection efficiency" times the number of generated carriers exceeds the critical charge in the memory cell a "soft error" will result. A recently published study ("Drift Collection of Alpha Generated Carriers and Design Implications," C. Hu, ISSCC 82) shows that the "collection efficiency" is directly proportional to the width of the depletion layers. Solutions to the alpha problem are implemented in the Am9064 in the following ways:

- 1. Incorporation of new process technology for the Hi-C* capacitor memory cell.
- 2. Using low-alpha-source packaging materials.

The Hi-C* capacitor memory cell helps solve the alpha problem in two significant ways. First, it increases the memory charge storage by \sim 30%, thus boosting up the "critical charge." Second, it reduces the memory cell junction depletion width by a factor of \sim 5 to 10, thus reducing the collection efficiency significantly.

*Patent pending.



4-49





COLUMN TOPOLOGICAL DESCRAMBLE



ABSOLUTE MAXIMUM RATINGS

 Storage Temperature
 -65°C to + 150°C

 Ambient Temperature with
 Power Applied

 Power Applied
 -10°C to + 80°C

 Voltage on any pin with
 -2V to + 7.5V

 respect to ground
 -1V to + 7.5V

 Supply Voltage
 -1V to + 7.5V

 Power Dissipation
 1.0W

 Short Circuit Output Current
 50mA

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

OPERATING RANGES

Temperature 0°C to +70°C

DC	CHARACTERISTICS	over	operating	range	unless	otherwise	specified	
----	-----------------	------	-----------	-------	--------	-----------	-----------	--

O	Parameter	Test Conditions			Max	Unita
Symbol	Parameter		Am9064-10	-	70	
CC1 Operatin	Operating Current (Note 1)	RAS, CAS Cycling; t _{BC} = Min	AM9064-12	-	60	mA
	Average Power Supply Current		Am9064-15	-	55	
	Standby Current Power Supply Current	RAS - CAS - VIH		-	4.0	mA
	Current		Am9064-10	-	55	
	Refresh Current (Note 1)	RAS Cycling, CAS = VIH; tRC = Min	Am9064-12	-	50	mA
Average F	Average Power Supply Current		Am9064-15	-	45	
			Am9064-10	-	50	
	Page Mode Current (Note 1)	RAS = VIII, CAS Cycling; tpc = Min	Am9064-12	-	45	mA
	Average Power Supply Current		Am9064-15	-	40	
	Input Leakage Current	Any input; VSS < VIN < VCC		-10	+ 10	μΑ
^l i∟K	Output Leakage Current	Data Out Disabled, VSS < VOUT < VCC		-10	+ 10	Αμ
		IOH = -5.0mA		2.4		-
<u>Vон</u>	Output High Voltage			-	0.4	T V
VOL	Output Low Voltage	I _{OL} = + 4.2mA			5	DF
CIN1	Input Capacitance A ₀ - A7,D _{IN}		+		7	pF
CiN2	Input Capacitance RAS, CAS, WE				<u> </u>	DF
COUT	Output Capacitance DOUT				6	pr

Note: 1ICC is depedent on output loading and cycle time. Specified values are measured with output open.

DC OPERATING CHARACTERISTICS

Typical Operating Current











DC OPERATING CHARACTERISTICS (Cont.)

Am9064



DC OPERATING CHARACTERISTICS (Cont.)



Page-Mode Only



SWITCHING CHARACTERISTICS	over	operating	range	unless	otherwise	specified
---------------------------	------	-----------	-------	--------	-----------	-----------

1		Am9	Am9064-10		Am9064-12		064-15	<u> </u>	
No.	Symbol	Description	Min	Max	Min	Max	Min	Max	Units
1	^t RAC	Access Time from RAS (Notes 6 and 7)		100		120		150	ns
2	[‡] CAC	Access Time from CAS (Notes 6 and 7)		55		65		75	ns
3	^t REF	Time Between Refresh		2		2		2	ms
4	L _{RP}	RAS Precharge Time	80	1	90	<u>+</u>	100		ns
5	^t CPN	CAS Precharge Time (Non-Page Cycles)	30	-	30		30		ns
6	^t CRP	CAS to RAS Precharge Time	-10		-10		-10	<u>+</u> -	ns
7	^t RCD	RAS to CAS Delay Time (Notes 6 and 8)	25	45	30	55	30	75	กร
8	^t RSH	RAS Hold Time	55		65		75	†	ns
9	^t CSH	CAS Hold Time	100		120		150		ns
10	tASR	Row Address Setup Time	0		0		0		ns
11	^t RAH	Row Address Hold Time	15		20		20		ns
12	tASC	Column Address Setup Time	0		0		0		ns
13	1CAH	Column Address Hold Time	25		25		30		ns
14	1 _{AR}	Column Address Hold Time to RAS	70	1	80		105		ns
15	tr	Transition Time (Rise and Fall)	3	50	Э	50	3	50	ns
16	OFF	Output Buffer Turn Off Delay (Note 9)	0	35	0	40	0	40	ns
Read	and Refresh	Cycles							
17	t _{RC}	Random Read Cycle Time	190		220		260		ns
18	^t RAS	RAS Pulse Width	100	10,000	120	10,000	150	10,000	กร
19	tCAS	CAS Pulse Width	55	10,000	65	10,000	75	10,000	ns
20	tRCS	Read Command Setup Time	0		0		0		пз
21	t RCH	Read Command Hold Time to CAS (Note 10)	0	1	0		0		ns
22	^t RRH	Read Command Hold Time to RAS (Note 10)	0		0		0		ns
Write	Cycle								,
23	^t RC	Random Write Cycle Time	190		220		260		ns
24	^t RAS	RAS Pulse Width	100	10,000	120	10,000	150	10,000	ns
25	tCAS	CAS Pulse Width	55	10,000	65	10,000	75	10,000	ns
26	twcs	Write Command Setup Time (Note 11)	0		-10		- 10		ns
27	twch	Write Command Hold Time	20		25		35		ns
28	^t WCR	Write Command Hold Time to RAS	65		80		110		ns
29	twp	Write Command Pulse Width	20		25		35		ns
30	tRWL	Write Command to RAS Lead Time	30		40		45		
31	^t CWL	Write Command to CAS Lead Time	30		40		45		ns
32	tDS	Data in Setup Time (Note 12)	0		Ö		0		ns
33	^t DH	Data In Hold Time (Note 12)	20		25		35		ns
34	t _{DHR}	Data In Hold Time to RAS	65		80	<u> </u>	110		ns
Read	Modify-Write	Cycle						<u> </u>	
35	tRWC	Read-Modify-Write Cycle Time	205		240	T	280	r	ns
36	^t RWD	RAS to WE Delay (Note 11)	80		95	1	120		ns
37	tCWD	CAS to WE Delay (Note 11)	35		40		45		ns
Page-	Mode Cycle					1			
38	tPC	Page-Mode Read or Write Cycle	105		120		145	T	ns
3 9	tCP	CAS Precharge Time, Page-Mode	40		45		60		ns
40	tCAS	CAS Pulse Width	55	10,000	65	10.000	75	10.000	05

Notes:

- 1. I_{CC} is dependent on output loading and cycle time. Specified values are measured with output open.
- 2. Capacitance measured with a Boonton Meter or calculated from the equation: $C = 1\Delta t/\Delta V$.
- An initial pause of 100µsec is required after power-up, followed by any eight RAS cycles before proper device operation is guaranteed.
- 4. AC characteristics assume $t_T = 5ns$.
- V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between these two levels.
- 6. Maximum t_{RCD} is specified as a reference point only. If t_{RCD} \leq maximum allowed, access time is t_{RAC}. If

 $t_{RCD} > t_{RCD}$ (max), either access time is controlled exclusively by t_{CAC} , or t_{RAC} will increase by the amount that t_{RCD} exceeds the specified maximum.

- Output load is equivalent to two standard TTL loads and 100pF.
- 8. t_{RCD} (min) = $t_{RAH} + t_{ASC} + 2t_T$.
- toFF (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 10. Either tRRH or tRCH must be satisfied for a Read Cycle.
- twcs, tcwp and t_{RWD} are specified as reference points and are not restrictive operating parameters. If twcs ≥ twcs (min) the cycle is an early Write Cycle and the



4-55



