# SIEMENS

# HYB 4164-1, HYB 4164-2, HYB 4164-3 65,536-Bit Dynamic Random Access Memory (RAM)

- 65,536 X1 bit organization
- Industry standard 16-pin JEDEC configuration
- Single +5V ±10% power supply
- Low power dissipation
  150 mW active (max.)
  20 mW standby (max.)
- 120 ns access time,
  220 ns cycle (HYB 4164-1)
  150 ns access time,
  280 ns cycle (HYB 4164-2)
  200 ns access time,
  330 ns cycle (HYB 4164-3)

- All inputs and outputs TTL compatible
- High over- and undershooting capability on all inputs
- Low supply current transients
- CAS controlled output providing latched or unlatched data
- Common I/O capability using "early write" operation
- Read-Modify-Write, RAS-only refresh, hidden refresh
- 256 refresh cycles with 4 ms long refresh period
- Page Mode Read and Write



The HYB 4164 is a 65536-words by 1-bit, MOS random access memory circuit fabricated with Siemens new 5-Volt only n-channel silicon gate technology, using double layer polysilicon. To protect the chip against  $\alpha$ -radiation a Siemens proprietary chip cover is used. The HYB 4164 uses single transistor dynamic storage cells and dynamic control circuitry to achieve high speed at very low power dissipation.

Multiplexed address inputs permit the HYB 4164 to be packaged in an industry standard 16-pin dualin-line package. System oriented features include single power supply with  $\pm 10\%$  tolerance, on-chip address and data latches which eliminate the need for interface registers and fully TTL compatible inputs and outputs, including clocks.

In addition to the usual read, write and readmodify-write cycles, the HYB 4164 is capable of early and delayed write cycles, RAS-only refresh and hidden refresh. Common I/O capability is given by using "early write" operation.

### **Block Diagram**



### **Functional Description**

### Adressing (A<sub>0</sub>-A<sub>7</sub>)

For selecting one of the 65536 memory cells, a total of 16 address bits are required. First 8 row-address bits are set-up on pins A<sub>0</sub> trough A<sub>7</sub> and latched onto the row address latches by the Row Address Strobe (RAS). Them the 8 column bits are set-up on pins A<sub>0</sub> through A<sub>7</sub> and latched onto the column address latches by the Column Address Strobe (CAS). All input addresses must be stable on or short after the falling edge of RAS and CAS respectively. CAS is internally gated by RAS to permit triggering of column address latches as soon as the Row Address Hold Time (t<sub>RAH</sub>) specification has been satisfied and the address inputs have been changed from row-address to column-address.

It should be noted that RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. CAS is used as a chip-select activating the column decoder and the input and output buffers.

### Write Enable (WE

The read or write mode is selected with the WE input. A logic high ( $V_{IH}$ ) on WE dictates read mode; logic low ( $V_{IL}$ ) dictates write mode. The data input is disabled when the read mode is selected. When WE goes low prior to CAS, data output (DO) will remain in the high-impedance state for the entire cycle permitting common I/O operation.

#### Data Input (DI)

Data is written during a write of read-modify-write cycle. The falling edge of CAS or  $\overline{WE}$  strobes data into the on-chip data latch. In an early write cycle  $\overline{WE}$  is brought low prior to  $\overline{CAS}$  and the data is strobed in by  $\overline{CAS}$  with set-up and hold times referenced to this signal. In a delayed write or read-modify-write cycle,  $\overline{CAS}$  will already be low, thus the data will be strobed in by  $\overline{WE}$  with set-up and hold times referenced to this strobed.

#### **Power On**

An initial pause of 200  $\mu$ s is required after power-up followed by a minimum of eight (8) initialization cycles (any combination of cycles containing a RAS clock sich as RAS-only refresh) prior to normal operation. The current requirement of the HYB 4164 during power on is, however, dependent upon the input levels RAS, CAS and the rise time of  $V_{CC}$ , as shown in the diagram following.

### Data Output (DO)

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The output is in a high impecdance state until CAS is brought low. In a read cycle, or read-write cycle, the output is valid after  $t_{RAC}$  from transition of RAS when  $t_{RCD}$  (min) is satisfied, or after  $t_{CAC}$  from transition of CAS when the transition occurs after  $t_{RCD}$  (max.). CAS going high returns the output to a high-impedance state. In an early write cycle the output is always in the high-impedance state. In a delayed write or readmodify-write cycle, the output will follow the sequence for the read cycle.

#### **Hidden Refresh**

**RAS** only refresh cycle may take place while maintaining valid output data. This feature is referred to as Hidden Refresh. Hidden Refresh is performed by holding  $\overline{CAS}$  at  $V_{IL}$ from a previous memory read cycle.

#### **Refresh Cycle**

A refresh operation must be performed at least every four milli-seconds to retain data. Since the output buffer is in the high-impedance state unless CAS is applied, the RAS only refresh sequence avoids any output signal during refresh. Strobing each of the 256 row addresses ( $A_{0}$  through  $A_{7}$ ) with RAS causes all bits in each row to be refreshed. CAS can remain high (inactive) for this refresh sequence to conserve power.





# Absolute Maximum Ratings 1)

Operating Temperature Range	0 to + 70 °C
Storage Temperatures Range	-65 to +150 °C
Voltages on any Pin relative to V <sub>ss</sub>	-1 to +7.0 V
Power Dissipation	1.0 W
Short Circuit Output Current	50 mA

## A.C. Test Conditions

Input Pulse Levels Input Rise and Fall Times Input Timing Reference Levels	5 ns between	0.8 to 2.4 V 0.8 and 2.4 V 0.8 and 2.4 V
Output Timing Reference Levels Output Load		0.4 and 2.4 V Equivalent to 2 standard TTL Loads and 100 pF

 Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

6-14

### **D.C. Characteristics**

 $T_A = 0$  to 70 °C;  $V_{CC} = +5V \pm 10\%$ 

Symbol	Parameter	Limit	Values	Linita	Total Canadiations 1	
		Min.	Max.	- Units	Test Conditions "	
V <sub>IH</sub>	High level input voltage (all inputs) <sup>2)</sup>	2.4 ·	6.0		_	
V <sub>IL</sub>	Low level input voltage 2)	- 1.0	0.8			
V <sub>он</sub>	Output high voltage	2.4	V <sub>cc</sub>	<b>]</b> *	$I_0 = -5 \text{ mA}$	
V <sub>OL</sub>	Output low voltage	-	0.4		$I_0 = 4.2 \text{ mA}$	
I <sub>CC1</sub>	Average V <sub>CC</sub> power supply current <sup>3)</sup>		27		-	
I <sub>CC2</sub>	Standby V <sub>cc</sub> power supply current	-	3.5	mA	RAS at V <sub>IH</sub> CAS at V <sub>IH</sub>	
I <sub>CC3</sub>	Average V <sub>cc</sub> current during refresh <sup>3)</sup>	-	24		RAS cycling CAS at V <sub>IH</sub>	
I <sub>CC4</sub>	Page mode current <sup>3)</sup>	-	20	mA	RAS at V <sub>IL</sub> CAS cycling	
I <sub>I(L)</sub>	Input leakage current (any input) 4)	- 10	10		-	
I <sub>O(L)</sub>	Output leakage current	- 10	10	ΪμΑ	$\overline{CAS}$ at $V_{\rm IH}$ $V_{\rm O} = V_{\rm SS}$ to $V_{\rm CC}$	

### Capacitances 5)

Symbol	Parameter <sup>6)</sup>	Limit	Limit Values		Tool Conditions	
		Min.	Max.	Units	Test Conditions	
C <sub>11</sub>	Input capacitance $(A_{\emptyset} - A_7)$ , DI	-	5		-	
C <sub>12</sub>	Input capacitance RAS, CAS, WRITE	-	10	pF	-	
Co	Output capacitance	-	7		DO disabled	

Notes:

- An initial pause of 200 µs is required after power-up followed by a minimum of eight initialization cycles prior to normal operation.
- 2) Over- and undershooting on input levels of 6.5 V or -2 V for a period of 30 ns will not influence function and reliability of the device.
- J<sub>CC</sub> depends on frequency of operation, Maximum current is measured at 260 ns cycle rate.
- 4) Al device pins at 0 V and pin under test at +5.5 V.
- Capacitance measured with a Boonton Meter 72 BD or effective capacitance calculated from the equation

$$C = \frac{1 + \Delta t}{\Delta V} \text{ with } \Delta V = 3 V.$$

6) This parameter is periodically sampled and not 100% tested.

# A.C. Characteristics <sup>1)</sup>

 $T_{A} = 0 \text{ to } +70 \text{ }^{\circ}\text{C}; V_{CC} = +5 \text{ V} \pm 10\%$ 

Symbol	1 -	Limit Values						Units
		HYB 4164-1		HYB 4164-2		HYB 4164-3		
		Min.	Max.	Min.	Max.	Min.	max.	
t <sub>RC</sub>	Random read or write cycle time <sup>2)</sup>	220	-	280	-	330	-	
t <sub>RWC</sub>	Read/write cycle time <sup>2)</sup>	220	-	280	-	330	-	
t <sub>PC</sub>	Page mode cycle time	125	-	170	-	225	-	
t <sub>RMWC</sub>	Read/modify/write cycle time 2)	255	-	280	-	330	-	
t <sub>RAC</sub>	Access time from RAS <sup>3) 4)</sup>	-	120	-	150	-	200	
tCAC	Access time from CAS <sup>3) 5) 7)</sup>	-	80		100	-	135	
t <sub>OFF</sub>	Output buffer turn-off delay <sup>6)</sup>	-	35	_	40	-	50	ļ
t <sub>RP</sub>	RAS precharge time	90	-	100	-	120	-	
t <sub>RAS</sub>	RAS pulse width	120	10 <sup>4</sup>	150	104	200	104	
t <sub>RSH</sub>	RAS hold time	80	-	100	-	135		
t <sub>CSH</sub>	CAS hold time	120	_	150	-	200	-	ns
t <sub>CAS</sub>	CAS pulse width	80		100	-	135	-	
t <sub>RCD</sub>	RAS to CAS delay time 7)	25	40	30	50	35	65	
t <sub>ASR</sub>	Row address set-up time	0	-	0	-	0	-	1
t <sub>RAH</sub>	Row address hold time	15	-	20	-	25	-	
t <sub>ASC</sub>	Column address set-up time	0	-	0	-	0		
t <sub>CAH</sub>	Column address hold time	40	-	45	-	55	-	
t <sub>AR</sub>	Column address hold time referenced to RAS	80	-	95	-	120	-	
t <sub>RCS</sub>	Read command set-up time (RMW)	0	-	0	-	0	-	
t <sub>RCH</sub>	Read command hold time	0	-	0	-	0	-	
t <sub>wCH</sub>	Write command hold time	40	-	45	-	55	-	

6-16

Symbol	Parameter		Limit Values					
	raiametei	HYB 4164-1		HYB 4164-2		HYB 4164-3		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>wcr</sub>	Write command hold time referenced to RAS	95	-	110	-	120	-	
twcs	Write command set-up time <sup>3)</sup>	- 10	-	- 10	-	- 10	-	
t <sub>wP</sub>	Write command pulse width	40	-	45	-	55	-	1
t <sub>RWL</sub>	Write command to RAS lead time	40	-	50	-	60	-	
t <sub>CWL</sub>	Write command to CAS lead time	40	-	50	-	60	-	ns
t <sub>DS</sub>	Data in set-up time	0	-	0	-	0	-	
t <sub>DH</sub>	Data in hold time <sup>9)</sup>	40	-	45	-	55	-	1
t <sub>DHR</sub>	Data in hold time <sup>9)</sup> reference to RAS	95	-	110	-	120	-	1
t <sub>CP</sub>	CAS precharge time (Page mode)	35	-	60	-	80	-	1
t <sub>CPN</sub>	CAS precharge time <sup>10)</sup>	40	-	50	-	60	_	
t <sub>RF</sub>	Refresh period	-	4.0	-	4.0	-	4.0	ms
t <sub>CWD</sub>	CAS to WE delay <sup>8)</sup>	60	-	60	-	80	-	
t <sub>RWD</sub>	RAS to WE delay <sup>8)</sup>	110	-	120	-	145	-	ns
t <sub>T</sub>	Transition time (Rise and Fall)	3	35	3	35	3	50	

Notes:

- V<sub>IH</sub> and V<sub>IL</sub> are reference levels for measuring timing of input signals. Also, transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
- 2) The specifications for  $t_{\text{RC(min)}}$  and  $t_{\text{RWC(min)}}$  are used only to indicate cycle time at which proper operation over full temperature range (0 °C  $\leq T_A \leq 70$  °C) is assured.
- Measured with a load equivalent to two standard TTL loads and 100 pF.
- 4) Assumes that  $t_{RCD} \le t_{RCD(max)}$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
- 5) Assumes that  $t_{RCD} \ge t_{RCD(max)}$ .
- t<sub>OFF(max)</sub> defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

- 7) Operation within the  $t_{\text{RCD}(\text{max})}$  limit ensures that  $t_{\text{RAC}(\text{max})}$  can be met.  $t_{\text{RCD}(\text{max})}$  is specified as a reference point only; if  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}(\text{max})}$  limit, then access time is controlled exclusively by  $t_{\text{CAC}}$ .
- 8)  $t_{WCS}$ ,  $t_{CWD}$  and  $t_{RWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: If  $t_{WCS} \ge t_{CWS(min)}$ , the cycle is an early write cycle and the data-out will remain open circuit (high impedance) throughout the entire cycle: if  $t_{CWD} \ge t_{CWD(min)}$  and  $t_{RWD} \ge t_{RWD(min)}$  the cycles a read-write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.
- t<sub>DS</sub> and t<sub>DH</sub> are referenced to the leading edge of CAS in early write cycles, and to the leading edge of WE in delayed write of read-modity-write cycles.
- 10) Not for page mode.

### Waveforms







This Material Copyrighted By Its Respective Manufacturer



ţ





6-20

This Material Copyrighted By Its Respective Manufacturer





# **Typical Access Time Curves**



6-22

This Material Copyrighted By Its Respective Manufacturer

З

**-**f

40 60 80

<del>-</del>7

4 MHz



### **Typical Current Consumption Curves**



100 °C

This Material Copyrighted By Its Respective Manufacturer

### **Topology Description**

The evaluation and incoming testing of RAMs normally requires a description of the internal

topology of the device in order to check for "worst case" pattern.





6-24

# **Ordering Information**

Туре	Description
HYB4164-P1	RAM, 120 ns (P-DIP 16)
HYB4164-P2	RAM, 150 ns (P-DIP 16)
HYB4164-P3	RAM, 200 ns (P-DIP 16)