MOS 65536-BIT DYNAMIC RANDOM ACCESS MEMORY

Offers two variations of Hidden

Common I/O capability using

Output unlatched at cycle end

allows extended page boundary and two-dimensional chip select

On-chip latches for Addresses and

tAR, twcR, tohR are eliminated

• Standard 16-pin Ceramic (Cerdip)

Standard 16-pin Plastic

Standard 18-pad Ceramic

Read-Modify-Write, and

Page-mode capability

Early Write operation

MB 8265A-10 MB 8265A-12 MB 8265A-15

65,536-BIT DYNAMIC RANDOM ACCESS MEMORY

The Fujitsu MB 8265A is a fully decoded, dynamic random access memory organized as 65,536 one-bit words. The design is optimized for high-speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout is required.

Multiplexed row and column address inputs permit the MB 8265A to be housed in a standard 16 pin DIP and 18 pad LCC. Pin-outs conform to the JEDEC approved pin out.

The MB 8265A is fabricated using silicon gate NMOS and Fujitsu's advanced Double-Layer Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.

Clock timing requirements are non-critical, and power supply tolerance is very wide. All inputs and output are TTL compatible.

refresh

Data-in

DIP: Suffix-Z

DIP: Suffix P

LCC: Suffix-TV

 65,536 x 1 RAM, 16 pin DIP/18 pad LCC

FUJITSU

- Silicon-gate, Double Poly NMOS, single transistor cell
- Row access time, 100 ns max (MB 8265A-10) 120 ns max (MB 8265A-12) 150 ns max (MB 8265A-15)
- Cycle time, 190 ns min (MB 8265A-10) 230 ns min (MB 8265A-12) 260 ns min (MB 8265A-15)
- Single +5V Supply, ±10% tolerance
- Low power (active)
 275 mW max (MB 8265A-10)
 248 mW max (MB 8265A-12)
 220 mW max (MB 8265A-15)
 25mW standby (max)
- 2 ms/128 refresh cycle
- RAS-only and RFSH (pin 1) refresh capability

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating		Symbol	Value	Unit	
Voltage on any pin relative to V _{SS}		VIN, VOUT	-1 to +7	V	
Voltage on V _{CC} supply	relative to V _{SS}	Vcc	-1 to +7	V	
-	Ceramic		-55 to +150	°c	
Storage temperature	Pastic	T _{STG}	-55 to +125		
Power dissipation		PD	1.0	w	
Short circuit output cur	rent		50	mA	

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

	MB	8265A-10
FUJITSU	MB	8265A-12
	MB	8265A-15



CAPACITANCE (T_A = 25°C)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance A ₀ to A ₇ , D _{IN}	Cini		5	pF
Input Capacitance RAS, CAS, WE, RFSH	C _{IN2}		8	pF
Output Capacitance D _{OUT}	Cout		7	pF



RECOMMENDED OPERATING CONDITIONS

(Referenced to V_{SS})

Parameter	Symbol	Min	Тур	Max	Unit	Operating Temperature
Supply Voltage	V _{CC} V _{SS}	4.5 0	5.0 0	5.5 0	v v	
Input High Voltage, all inputs	V _{iH}	2.4		6.5	v	0°C to +70°C
Input Low Voltage, all inputs	V _{1L} *	-1.0		0.8	v	

Note * : The device can withstand undershoots to the -2V level with a pulse width of 20 ns.

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter		Symbol	Min	Max	Unit
OPERATING CURRENT*	MB 8265A-10			50	
Average power supply current	MB 8265A-12	I _{CC1}		45	mA
$(\overline{\text{RFSH}} = V_{\text{IH}}, \overline{\text{RAS}}, \overline{\text{CAS}} \text{ cycling; } t_{\text{RC}} = \text{min})$	MB 8265A-15			40	
STANDBY CURRENT Standby power supply current (RAS = CAS = RFSH =	V _{IH})	I _{CC2}		4.5	mA
REFRESH CURRENT 1*	MB 8265A-10			38	
Average power supply current	MB 8265A-12	I _{CC3}		35	mA
$(\overline{CAS} = \overline{RFSH} = V_{1H}, \overline{RAS} \text{ cycling}; t_{BC} = \min)$	MB 8265A-15			31	
PAGE MODE CURRENT*	MB 8265A-10			35	
Average power supply current	MB 8265A-12	I _{CC4}		32	mA
$(\overline{RAS} = V_{1L}, \overline{RFSH} = V_{1H}, \overline{CAS} \text{ cycling; } t_{PC} = \min)$	MB 8265A-15			28	
REFRESH CURRENT 2*	MB 8265A-10		Ţ	42	
Average power supply current	MB 8265A-12	I _{CC5}		38	mA
$(\overline{RAS} = \overline{CAS} = V_{H}, \overline{RFSH}$ cycling; $t_{FC} = min)$	MB 8265A-15			34	
INPUT LEAKAGE CURRENT Input leakage current, any input $(0V \le V_{IN} \le 5.5V, V_{CC} = 5.5V, V_{SS} = 0V$, all other p not test = 0V)	bins	lı(∟)	-10	10	μΑ
OUTPUT LEAKAGE CURRENT (Data out is disabled, $0V \leq V_{OUT} \leq 5.5V$)		I _{O(L)}	-10	10	μΑ
OUTPUT LEVELS Output high voltage (I _{OH} = -5mA) Output low voltage (I _{OL} = 4.2mA)		V _{OH} V _{OL}	2.4	0.4	v

Note*: I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with the output open.

	MB	8265A-10
FUJITSU	MB	8265A-12
	MB	8265A-15

AC CHARACTERISTICS (Recommended operating conditions unless otherwise noted.) NOTES 1,2,3

Parameter NOTES	S Symbol	MB 82	65A-10	A-10 MB 8265A-12		MB 8265A-15		Unit
		Min	Max	Min	Max	Min	Max	Uni
Time between Refresh	t _{REF}		2		2		2	ms
Random Read/Write Cycle Time	t _{RC}	190		230		260		ns
Read-Write Cycle Time	t _{RWC}	230		265		280		ns
Page Mode Cycle Time	t _{PC}	105		120		145		ns
Page Mode Read-Write Cycle Time	t _{PRWC}	135		155		180		ns
Access Time from RAS 4	t _{RAC}		100		120		150	ns
Access Time from CAS 5	t _{CAC}		50		60		75	ns
Output Buffer Turn Off Delay	tOFF	0	30	0	35	0	40	ns
Transition Time	t _T	3	50	3	50	3	50	ns
RAS Precharge Tim	t _{RP}	80		100		100		ns
RAS Pulse Width	t _{RAS}	100	10000	120	10000	150	10000	ns
RAS Hold Time	t _{RSH}	50		60		75		ns
CAS Precharge Time (Page mode only)	t _{CP}	45		50		60		ns
CAS Precharge Time (All cycles except page mode)) t _{CPN}	20		20		25		ns
CAS Pulse Width	t _{CAS}	50	10000	60	10000	75	10000	ns
CAS Hold Time	t _{сsн}	100		120		150		ns
RAS to CAS Delay Time 7		20	50	20	60	25	75	ns
CAS to RAS Precharge Time	t _{CRP}	0		0		0		ns
Row Address Set Up Time	t _{ASR}	0		0		0		ns
Row Address Hold Time	t _{RAH}	10		10		15		ns
Column Address Set Up Time	t _{ASC}	0		0		0		ns
Column Address Hold Time	t _{CAH}	15		15		20		ns
Read Command Set Up Time	t _{RCS}	0		0		0		ns
Read Command Hold Time Referenced to CAS 10	t _{RCH}	0		0		0		ns
Read Command Hold Time Referenced to RAS 10	t _{RRH}	20		20		20		ns
Write Command Set Up Time	t _{wcs}	0		0		0		ns
Write Command Hold Time	twcн	20		25		30		ns
Write Command Pulse Width	t _{WP}	20		25		30		ns
Write Command to RAS Lead Time	tRWL	35		40		45		ns
Write Command to CAS Lead Time	t _{CWL}	35		40		45		ns
Data In Set Up Time	t _{DS}	0		0		0		ns
Data In Hold Time	t _{DH}	20		25		30		ns
CAS to WE Delay	t _{cwD}	40		50		60		ns
RAS to WE Delay	t _{RWD}	90		110		120		ns
RAS Precharge to CAS Hold Time (RAS-only refres	h) t _{RPC}	20	1	20		20		ns

MB 8265A-10 FUJITSU MB 8265A-12 FUJITSU MB 8265A-15

AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.) NOTES 1,2,3

		T	MB 8265A-10		MB 8265A-12		MB8265A-15		Unit
Parameter NOT	NOTES	Symbol	Min	Max	Min	Max	Min	Max	
RFSH Set up Time Referenced to RAS		t _{FSR}	90		100		100		ns
RAS to RFSH Delay (RFSH refresh)		t _{RFD}	90		100		100		ns
RFSH Cycle Time (RFSH refresh)		t _{FC}	200		230		260		ns
RFSH Pulse Width (RFSH refresh)		t _{FP}	100		120		150		ns
RFSH Inactive Time (RFSH refresh)		t _{F1}	90		100		100		ns
RFSH to RAS Delay	11	t _{FRD}	20		30		40		ns
RFSH Hold Time	11	t _{FSH}	30		40		50		ns

Notes:

1 An initial pause of 200 μ s is required after power-up followed by any 8 RAS or RFSH cycles before proper device operation is achieved.

If internal refresh counter is to be effective, a mininum of 8 active RFSH initialization cycles is required. The internal refresh counter must be activated a minimum of 128 times every 2 ms if the RFSH refresh function is used.

If the RFSH refresh function is not used, RFSH (pin 1) pin can be open.

- **2** AC characteristics assume $t_T = 5ns$.
- **3** V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max.).
- $\label{eq:rescaled_state} \fbox{Assumes that } t_{\mathsf{RCD}} \leq t_{\mathsf{RCD}} \mbox{ (max). If } t_{\mathsf{RCD}} \mbox{ is greater} \\ \mbox{than the maximum recommended value shown in this} \\ \mbox{table, } t_{\mathsf{RAC}} \mbox{ will increase by the amount that } t_{\mathsf{RCD}} \\ \mbox{exceeds the value shown.} \end{cases}$
- 5 Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- 6 Measured with a load equivalent to 2 TTL loads and 100 pF.

- **8** t_{RCD} (min) = t_{RAH} (min) + $2t_T$ (t_T =5ns) + t_{ASC} (min)
- 9 t_{WCS}, t_{CWD} and t_{RWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS}≥t_{WCS} (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout entire cycle.

If $t_{CWD} \ge t_{CWD}$ (min) and $t_{RWD} \ge t_{RWD}$ (min), the cycle is a read-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied the condition of the data out is indeterminate.

- 10 Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- 11 RFSH counter test read/write cycle only.











MB 8265A-10 MB 8265A-12 FUJITSU MB 8265A-15





MB 8265A-10 FUJITSU MB 8265A-12 MB 8265A-15





DESCRIPTION

Address Inputs:

A total of sixteen binary input address bits are required to decode any 1 of 65536 storage cell locations within the MB 8265A. Eight row-address bits are established on the input pins (Ao through A7) and latched with the Row Address Strobe (RAS). The eight column-address bits are established on the input pins and latched with the Column Address Strobe (CAS). All input addresses must be stable on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permite triggering of CAS as soon as the Row Address Hold Time (t_{BAH}) specification has been satisfied and the address inputs have been changed from row-addresses to columnaddresses.

Write Enable:

The read mode or write mode is selected with the \overline{WE} input. A high on \overline{WE} selects read mode and low selects write mode. Data input is disabled when read mode is selected.

Data Input:

Data is written into the MB 8265A during a write or read-write cycle. The later falling edge of \overline{WE} or \overline{CAS} is a strobe for the Data In (D_{IN}) register. In a write cycle, if \overline{WE} is brought low (write mode) before \overline{CAS} , D_{IN} is strobed by \overline{CAS} , and the set-up and hold times are referenced to \overline{CAS} . In a read-write cycle, \overline{WE} can be low after \overline{CAS} has been low and \overline{CAS} to \overline{WE} Delay Time (t_{CWD}) has been satisfied. Thus D_{IN} is strobed by \overline{WE} , and set-up and hold

times are referenced to WE.

Data Output:

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The output is in a high impedance state until CAS is brought low. In a read cycle, or readwrite cycle, the output is valid after t_{RAC} from the falling edge of RAS when t_{RCD} (max) is satisfied, or after t_{CAC} from the falling edge of CAS when the transition occurs after t_{RCD} (max). Data remains valid until CAS is returned to a high. In a write cycle the indentical sequence occurs, but data is not valid.

Page Mode:

Page-mode operation permits strobing

the row-address into the MB 8265A while maintaining \overline{RAS} at low throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the falling edge of \overline{RAS} is saved. Further, access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.

Refresh:

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 128 row-addresses $(A_0 \sim A_6)$ at least every two milliseconds. The MB 8265A offers the following three types of refresh.

1) RAS-only Refresh;

 \overline{RAS} only refresh avoids any output during refresh because the output buffer is in the high impedance state unless \overline{CAS} is brought low. Strobing each of 128 row-addresses with \overline{RAS} will cause all bits in each row to be refreshed. Further \overline{RAS} -only refresh results in a substantial reduction in power dissipation. During \overline{RAS} only refresh, either V_{1L} or V_{1H} is permitted for A_7 .

2) RFSH Refresh;

RFSH type refreshing available on the MB 8265A offers an alternate refresh method: (1) When **RFSH** is brought low (active) during **RAS** is high (inactive), on-chip refresh control clock generators and a refresh address counter are enabled and an internal refresh operation takes place.

(2) When RFSH is brought high (inactive), the internal refresh address counter is automatically incremented in preparation for the next RFSH refresh cycle. Only RFSH activated cycles affect the internal address counter.

The use of RFSH type refreshing elimi-

nates the need of providing any additional external devices to generate refresh addresses. Refer to the Fig. 2 for the example of **RFSH** refresh.

3) Hidden Refresh;

Hidden Refresh Cycle may take place while maintaining latest valid data at the output by extending CAS active time from the previous memory read or cycle or read-write.

The MB 8265A offers two types of Hidden Refresh. They are referred to as Hidden RAS-only Refresh and Hidden RFSH Refresh.

A) Hidden RAS-only Refresh

Hidden \overline{RAS} -only Refresh is performed by holding \overline{CAS} at V_{1L} and taking \overline{RAS} high and after a specified percharge period (t_{RP}), executing " \overline{RAS} -only" refresh, but with \overline{CAS} held low.

RFSH has to be held at VIH.

B) Hidden RFSH Refresh

Hidden \overrightarrow{RFSH} Refresh is performed by holding \overrightarrow{CAS} at V_{1L} and taking \overrightarrow{RAS} high and after a specified precharge period (t_{RFD}), executing \overrightarrow{RFSH} refresh, but with \overrightarrow{CAS} held low.

A specified precharge period (t_{CPN}) is required before normal memory Read, Write or Read-Modify-Write cycle after performing either type of Hidden Refresh.

Refresh Counter Test Cycle:

A special timing sequence provides a convenient method of verifying the functionality of the RFSH activated circuitry.

(A) RFSH Test Read/Write Cycle:

When RFSH is given a signal in timing as shown in timing diagram of RFSH counter Test Read/Write Cycle, Read/ Write Operation is enabled. A memory cell address (consisting of a row address

(8 bits) and a column address (8 bits)) to be accessed can be defined as follows:

- *A ROW ADDRESS Bits $A_0 \sim A_6$ are defined when contents of the internal address counter are latched. (The other bit A_7 is set low internally.)
- *A COLUMN ADDRESS All the bits $A_0 \sim A_7$ are defined by latching levels on $A_0 \sim A_7$ pins in a high-tolow transition of CAS.

By using a 15-bit address latched into the on-chip address buffers by means of the above operation, any of 32K (in the fixed half cell array) memory cells can be read/written into/from.

(B) RFSH Test Read Modify Wirte Cycle:

Also, Read Modify Write Operation (not only the above normal Read/Write Operations) can be used in this RFSH Counter Test Cycle.

(C) Example of Refresh Counter Test Procedure:

- Initialize the internal refresh counter. For this operation, 8 RFSH cycles are required.
- (2) Write a test pattern of lows into memory cells at a single column address and 128 row addresses by using 128 RFSH Test Write Cycle or RFSH Test Read Modify Write Cycle.
- (3) Verify the data written into the memory cells in the above step (2) by using the column address used in step (2) and sequence through 128 row address combinations ($A_0 \sim A_6$) by means of normal Read Cycle.
- (4) Compliment the test pattern and repeat the steps (2) and (3).





This Material Copyrighted By Its Respective Manufacturer

	MB	8265A-10
FUJITSU	MB	8265A-12
	MB	8265A-15

TYPICAL CHARACTERISTICS CURVES









4 4.5 5 5.5 V_{CC}, SUPPLY VOLTAGE (V)

6









Fig. 20 – ADDRESS AND DATA INPUT VOLTAGE vs SUPPLY VOLTAGE





Fig. 19 – REFRESH CURRENT 2 vs AMBIENT TEMPERATURE



Fig. 21 – ADDRESS AND DATA INPUT VOLTAGE vs AMBIENT TEMPERATURE







	MB	8265A-10
FUJITSU	MB	8265A-12
	MB	8265A-15



PACKAGE DIMENSIONS

Standard 16-pin Ceramic DIP (Surfix : -Z)



PACKAGE DIMENSIONS

Standard 16-pin Plastic DIP (Surfix : -P)





PACKAGE DIMENSIONS

Standard 18-pad Ceramic LCC (Surfix : -TV)



