

# **Advance Information**

### 64K-BIT DYNAMIC RAM

The MCM6664A is a 65,536 bit, high-speed, dynamic Random-Access Memory. Organized as 65,536 one-bit words and fabricated using HMOS high-performance N-channel silicon-gate technology, this new breed of 5-volt only dynamic RAM combines high performance with low cost and improved reliability.

By multiplexing row- and column address inputs, the MCM6664A requires only eight address lines and permits packaging in standard 16-pin dual-in-line packages. Complete address decoding is done on chip with address latches incorporated. Data out is controlled by CAS allowing for greater system flexibility.

All inputs and outputs, including clocks, are fully TTL compatible. The MCM6664A incorporates a one-transistor cell design and dynamic storage techniques. In addition to the RAS-only refresh mode, the refresh control function available on pin 1 provides two additional modes of refresh, automatic and self refresh.

- Organized as 65,536 Words of 1 Bit
- Single 5 Volt Operation (±10%)
- Maximum Access Time: MCM6664A-12 = 120 ns MCM6664A-15 = 150 ns MCM6664A-20 = 200 ns
- Low Power Dissipation 302.5 mW Maximum (Active) (MCM6664A-15) 22 mW Maximum (Standby)
- Three-State Data Output
- Early-Write Common I/O Capability
- 16K Compatible 128-Cycle, 2 ms Refresh
- Control on Pin 1 for Automatic or Self Refresh
- RAS-only Refresh Mode
- CAS Controlled Output
- Fast Page Mode Cycle Time
- Low Soft Error Rate <0.1% per 1000 Hours (See Soft Error Testing)



This document contains information on a new product. Specifications and information herein are subject to change without notice.



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this highimpedance circuit.

ADI-875R1/3-82

### ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Voltage on Any Pin Relative to VSS (except VCC)	v <sub>in</sub> , v <sub>out</sub>	-2 to +7	v
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	Vcc	-1 to +7	V
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	Tstg	-65 to +150	°C
Power Dissipation	PD	1.0	W
Data Out Current (Short Circuit)	lout	50	mA

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods

of time could affect device reliability.

### DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted.)

### **RECOMMENDED OPERATING CONDITIONS**

	Тур	Max	Unit	Notes
5.0	5.0	5.5	V	1
0	0	0	V	1
- IV	-	Vcc+1	V	1
- [	-	0.8	V	1, 19
;	)	- 1י	0.8	) – 0.8 V

Characteristic	Symbol	Min	Max	Units	Notes
V <sub>CC</sub> Power Supply Current (Standby)	ICC2	1	4.0	mA	5
V <sub>CC</sub> Power Supply Current					
6664A-12, t <sub>RC</sub> = 250 ns		-	60		
6664A-15, t <sub>RC</sub> = 270 ns	ICC1	-	55	mA	4
6664A-20, t <sub>RC</sub> = 330 ns		-	45		
VCC Power Supply Current During RAS only Refresh Cycles					
6664A-12, t <sub>RC</sub> =250 ns		-	50		
6664A-15, t <sub>RC</sub> =270 ns	1003	-	45	mA	4
6664A-20, t <sub>RC</sub> = 330 ns		-	35		
V <sub>CC</sub> Power Supply Current During Page Mode Cycle for tRAS = 10 µsec					
6664A-12, tpc = tpp = 120 ns		-	45		
6664A-15, tpc = tpp = 145 ns	ICC4	-	40	mA	4
6664A-20, tpc = t <sub>R</sub> p = 200 ns		-	35		
input Leakage Current (V <sub>SS</sub> ≤ V <sub>in</sub> ≤ V <sub>CC</sub> ) (Any Input Except REFRESH)	<sup>1</sup> 1(L)	1	10	μA	-
REFRESH Input Current (VSS ≤ Vin ≤ VCC)	١F	1	20	μA	_
Output Leakage Current (CAS at logic 1, V <sub>SS</sub> ≤V <sub>out</sub> ≤V <sub>CC</sub> )	<sup>†</sup> O(L)	-	10	μA	-
Output Logic 1 Voltage @ Iout = -4 mA	VOH	2.4	-	V	-
Output Logic 0 Voltage @ Iout= 4 mA	VOL	-	0.4	V	_

CAPACITANCE (f = 1.0 MHz, TA = 25°C, VCC = 5 V Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Түр	Max	Unit	Notes
Input Capacitance (A0-A7), D	C <sub>I1</sub>	3	5	рF	7
Input Capacitance RAS, CAS, WRITE, REFRESH	C12	6	8	рF	7
Output Capacitance (Q), (CAS = VIH to disable output)	Co	5	7	pF	7

NOTES:

1. All voltages referenced to VSS.

2. VIH min and VIL max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.

3. An initial pause of 100 µs is required after power-up followed by any 8 RAS cycles before proper device operation guaranteed.

4. Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.

5. Output is disabled (open-circuit) and RAS and CAS are both at a logic 1.

6. The transition time specification applies for all inputs signals. In addition to meeting the transition rate specification, all input signals must transmit between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IL</sub> and V<sub>IL</sub>) in a monotonic manner.

7. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation:  $C = I \Delta t \Delta V$ 

 The specifications for t<sub>RC</sub> (min), and t<sub>RWC</sub> (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C≤T<sub>A</sub>≤70°C) is assured.

9. AC measurements t<sub>T</sub> = 5.0 ns.

10. Assumes that tRCD≤tRCD (Max).

11. Assumes that tRCD≥tRCD (Max)

 Measured with a current load equivalent to 2 TTL (-200 µA, +4 mA) loads and 100 pF with the data output trip points set at V<sub>OH</sub>=2.0 V and V<sub>OL</sub>=0.8 V.

Operation within the t<sub>RCD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub>(max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.

C

FIGURE 1 -- OUTPUT LOAD

5∨ ≸970.02

\*Includes Jig Capacitance

	1	6664A-12		6664	6664A-15		A-20		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Note
Random Read or Write Cycle Time	<sup>t</sup> RC	250	_	270	-	330	-	ns	8, 9
Read Write Cycle Time	<sup>t</sup> RWC	255	-	280	-	345		ns	8, 9
Access Time from Row Address Strobe	<sup>t</sup> RAC	-	120	-	150	-	200	ns	10, 1
Access Time from Column Address Strobe	<sup>t</sup> CAC	-	60	-	75	-	100	ns	11, 1
Output Buffer and Turn-Off Delay	1OFF	0	30	0	30	0	40	ns	18
Row Address Strobe Precharge Time	tRP	100	<u> </u>	100	-	120	-	ns	-
Row Address Strobe Pulse Width	1RAS	120	10000	150	10000	200	10000	ns	-
Column Address Strobe Pulse Width	<sup>†</sup> CAS	60	10000	75	10000	100	10000	ns	
Row to Column Strobe Lead Time	<sup>t</sup> RCD	20	60	25	75	30	100	ns	13
Row Address Setup Time	<sup>t</sup> ASR	0	-	Ő	-	0	-	ns	1
Row Address Hold Time	<sup>t</sup> RAH	15	-	20	-	25	-	ns	-
Column Address Setup Time	tASC	0	- 1	0		0		ns	- 1
Column Address Hold Time	<sup>1</sup> CAH	25	-	35	<u> </u>	45	-	ns	
Column Address Hold Time Referenced to RAS	tAB	85	-	95		120	-	ns	17
Transition Time (Rise and Fall)	17	3	50	Э	50	3	50	ns	6
Read Command Setup Time	<sup>t</sup> RCS	0	—	0		0	-	ns	-
Read Command Hold Time	<sup>t</sup> RCH	0	- 1	0	_	0	-	ns	14
Read Command Hold Time Referenced to RAS	tRRH	0	- 1	0		0	-	ns	14
Write Command Hold Time	tWCH	25	- 1	35	-	45	-	ns	-
Write Command Hold Time Referenced to RAS	tWCR	85	-	95	_	120	-	ns	17
Write Command Pulse Width	twp	25	_	35	-	45	_	ns	T -
Write Command to Row Strobe Lead Time	18WL	40	-	45	-	55	-	ns	-
Write Command to Column Strobe Lead Time	t <sub>CWL</sub>	40	- 1	45	-	55	_	ns	-
Data in Setup Time	tDS	0		0	-	0	-	ns	15
Data in Hold Time	<sup>t</sup> DH	25	- 1	35		45	-	ns	15
Data in Hold Time Referenced to RAS	<sup>t</sup> DHR	85	<u> </u>	95		120	-	ns	17
Column to Row Strobe Precharge Time	<sup>t</sup> CRP	- 10	- 1	- 10		- 10	-	ns	-
RAS Hold Time	tRSH	60	-	75	-	100		ns	
Refresh Period	<sup>t</sup> RFSH		2.0	_	2.0	-	2.0	ms	-
WRITE Command Setup Time	twcs	-10	-	- 10	-	- 10	-	ns	16
CAS to WRITE Delay	tcwp	40	- 1	45	-	55	-	ns	16
RAS to WRITE Delay	<sup>t</sup> BWD	100	-	120	-	155	-	ns	16
CAS Hold Time	tCSH	120	- 1	150	-	200		ns	-
CAS Precharge Time (Page Mode Cycle Only)	<sup>t</sup> CP	50	-	60	-	80	-	ns	- 1
Page Mode Cycle Time	<sup>t</sup> PC	120	-	145	-	200	-	ns	-
RAS to REFRESH Delay	1BED	- 10		- 10	-	- 10	-	ns	
REFRESH Period (Battery Backup Mode)	tFBP	2000	- T	2000	-	2000	-	ns	- 1
REFRESH to RAS Precharge Time (Battery Backup Mode)	tFBR	290	- 1	320		400	-	ns	
REFRESH Cycle Time (Auto Pulse Mode)	tFC	250	-	270	-	330	-	ns	- 1
REFRESH Pulse Period (Auto Period Mode)	1FP	60	2000	60	2000	60	2000	ns	
REFRESH to RAS Setup Time (Auto Pulse Mode)	<sup>t</sup> FSR	- 30	- 1	- 30	-	- 30	-	ns	-
REFRESH to RAS Delay Time (Auto Pulse Mode)	1FRD	290	-	320	-	400	- 1	ns	
REFRESH Inactive Time	1FI	60	1	60	-	60	-	ns	- 1
RAS to REFRESH Lead Time	TERL	350	-	370	-	450	- 1	ns	-
RAS Inactive Time During REFRESH	tFRI	350	- 1	370	-	450	t _	ns	- 1

AC OPERATING CONDITIONS AND CHARACTERISTICS (Read, Write, and Read-Modify-Write Cycles) (Full Operating Voltage and Temperature Range Unless Otherwise Noted . See Notes 2, 3, 6, and Figure 1)

14. Either tRRH or tRCH must be satisfied for a read cycle.

 These parameters are referenced to CAS leading edge in random write cycles and to WRITE leading edge in delayed write or read-modifywrite cycles.

16. twCs, tcWD and tRWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if tWCs≥tWCs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tcWD≥tCWD (min) and tRWD≥tRWD (min), the cycle is read-write cycle and the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.

17. Addresses, data-in and WRITE are don't care. Data-out depends on the state of CAS. If CAS remains low, the previous output will remain valid. CAS is allowed to make an active to inactive transition during the pin #1 refresh cycle. When CAS is brought high, the output will assume a high-impedance state.

18. toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.

 The device will withstand undershoots to the -2 volt level with a maximum pulse width of 20 ns at the -1.5 volt level. This is periodically sampled rather than 100% tested.



WRITE CYCLE TIMING



PAGE MODE READ CYCLE



### PAGE MODE WRITE CYCLE



2-62

DRAM





\*Addresses, data-in and WRITE are don't care, CAS is high.

2-64

### TYPICAL CHARACTERISTICS











FIGURE 3 - CAS ACCESS TIME versus SUPPLY VOLTAGE







FIGURE 7 - CAS, W INPUT LEVEL versus SUPPLY VOLTAGE



### TYPICAL CHARACTERISTICS (continued)







### SOFT ERROR TESTING

The storage cell depletion regions as well as the sense amplifier and its associated bit lines are susceptible to charge collection of electrons from an alpha "hit." However, the susceptibility of these vulnerable regions varies. Depleted storage cells are vulnerable at all times, whereas the sense amplifiers and associated bit lines are susceptible only during the small portion of the memory cycle just prior to sensing. Hence, an increase in the frequency of dynamic RAM access will cause a corresponding increase in the soft error rate.

To take this memory access dependency into account, the total soft error rate profile includes a cycle time component. The soft error rate due to bit line hits at the system's memory cycle rate is added to the soft error rate due to storage cell hits which are not frequency dependent. Figure 18 illustrates the impact that frequency of access has on the MCM6664A/MCM6665A overall soft error rate.

Under normal operating conditions, the die will be exposed to radiation levels of less than 0.01 alpha/cm<sup>2</sup>/hr. Accelerated soft error testing data is generated from at least three high-intensity sources having an Alpha Flux Density range of 1 x 10<sup>5</sup> to 6 x 10<sup>5</sup> (alpha/cm<sup>2</sup>hr) placed over un-





FIGURE 17 - DATA INPUT LEVEL versus SUPPLY VOLTAGE



coated die. Figure 19 shows the soft error rate for a given alpha flux density at a cycle rate of 100 kHz. The accelerated data of Figures 18 and 19 project that the soft error rate for package level radiation will be less than 0.1% /1000 hours.

### SYSTEM LIFE OPERATING TEST CONDITIONS

- 1) Cycle time: 1 microsecond for read, write and refresh cycles
- 2) Refresh Rate: 1 millisecond
- 3) Voltage: 5.0 V
- Temperature: 30° C ± 2° C (ambient temperature inside enclosure)
- 5) Elevation: Approximately 620 feet above mean sea level
- 6) Data Patterns: Write the entire memory space sequentially with all "1"s and then perform continuous sequential reads for 6 hours. Next, write the entire memory space with all "0"s sequentially and then perform continuous sequential reads for 6 hours. Next, go back to the all "1"s pattern and repeat the sequences all over again.

DR /

DRAM





### DEVICE INITIALIZATION

Since the 64K dynamic RAM is a single supply 5 V only device, the need for power supply sequencing is no longer required as was the case in older generation dynamic RAMs. On power-up an initial pause of 100 microseconds is required for the internal substrate generator pump to establish the correct bias voltage. This is to be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize the various dynamic nodes internal to the device. During an extended inactive state of the device (greater than 2 ms with device powered up) the wake up sequence (8 active cycles) will be necessary to assure proper device operation. See Figures 25 and 26 for power on characteristics of the RAM for two conditions (clocks active, clocks inactive).

The row address strobe is the primary "clock" that activates the device and maintains the data when the RAM is in the standby mode. This is the main feature that distinquishes it as a dynamic RAM as opposed to a static RAM. A dynamic RAM is placed in a low power standby mode when the device receives a positive-going row address strobe. The variation in the power dissipation of a dynamic RAM from the active to the standby state is an order of magnitude or more for NMOS devices. This feature is used to its fullest advantage with high density mainframe memory systems, where only a very small percentage of the devices are in the active mode at any one time and the rest of the devices are in the standby mode. Thus, large memory systems can be assembled that dissipate very low power per bit compared to a system where all devices are active continuously.

#### ADDRESSING THE RAM

The eight address pins on the device are time multiplexed with two separate 8-bit address fields that are strobed at the beginning of the memory cycle by two clocks (active

FIGURE 25 - SUPPLY CURRENT versus SUPPLY

negative) called the row address stroke and the column address strobe. A total of sixteen address bits will decode one of the 65,536 cell locations in the device. The column address strobe follows the row address strobe by a specified minimum and maximum time called "tRCD," which is the row to column strobe delay. This time interval is also referred to as the multiplex window which gives flexibility to a system designer to set up his external addresses into the RAM. These conditions have to be met for normal read or write cycles. This initial portion of the cycle accomplishes the normal addressing of the device. There are, however, two other variations in addressing the 64K RAM, one is called the page mode cycle (described later) where an 8-bit column address field is presented on the input pins and latched by the CAS clock; and the other is the RAS only refresh cycle (described later) where a 7-bit row address field is presented on the input pins and latched by the RAS clock. In the latter case, the most significant bit on Row Address A7 (pin 9) is not required for refresh. See bit address map for the topology of the cells and their address selection.

#### NORMAL READ CYCLE

A read cycle is referred to as normal read cycle to differentiate if from a page-mode-read cycle, a read-while-write cycle, and read-modify-write cycle which are covered in a later section.

The memory read cycle begins with the row addresses valid and the RAS clock transitioning from VI<sub>H</sub> to the VI<sub>L</sub> level. The CAS clock must also make a transition from VI<sub>H</sub> to the VI<sub>L</sub> level at the specified tRCD timing limits when the column addresses are latched. Both the RAS and CAS clocks trigger a sequence of events which are controlled by several delayed internal clocks. Also, these clocks are linked in such a manner that the access time of the device is independent of the address multiplex window. The only stipulation is that the CAS clock must be active before or at



CURRENT WAVEFORMS

FIGURE 26 - SUPPLY CURRENT versus SUPPLY VOLTAGE DURING POWER UP, RAS, CAS = VSS



the tRCD maximum specification for an access (data valid) from the RAS clock edge to be guaranteed (tRAC). If the tRCD maximum condition is not met, the access (tCAC) from the CAS clock active transition will determine read access time. The external CAS signal is ignored until an internal RAS signal is available, as noted in the functional block diagram, Figure 24. This gating feature on the CAS clock will allow the external CAS signal to become active as soon as the row address hold time (tRAP) specification has been met and defines the tRCD minimum specification. The time difference between tRCD minimum and tRCD maximum can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the CAS clock.

Once the clocks have become active, they must stay active for the minimum ( $t_{RAS}$ ) period for the RAS clock and the minimum ( $t_{CAS}$ ) period for the CAS clock. The RAS clock must stay inactive for the minimum ( $t_{RP}$ ) time. The former is for the completion of the cycle in progress, and the latter is for the device internal circuitry to be precharged for the next active cycle.

Data out is not latched and is valid as long as the CAS clock is active; the output will switch to the three state mode when the CAS clock goes inactive. The CAS clock can remain active for a maximum of 10 ns (t<sub>CRP</sub>) into the next cycle. To perform a read cycle, the write (W) input must be held at the V<sub>I</sub>H level from the time the CAS clock makes its active transition (t<sub>RCS</sub>) to the time when it transitions into the inactive (t<sub>RCH</sub>) mode.

#### WRITE CYCLE

A write cycle is similar to a read cycle except that the Write  $\overline{(W)}$  clock must go active  $(V_{IL}$  level) at or before the CAS clock goes active at a minimum twCS time. If the above condition is met, then the cycle in progress is referred to as a early write cycle. In an early write cycle, the write clock and the data in is referenced to the active transition of the CAS clock edge. There are two important parameters with respect to the write cycle: the column strobe to write lead time (t\_CWL) and the row strobe to write lead time (t\_CWL). These define the minimum time that RAS and CAS clocks need to be active after the write operation has started ( $\overline{(W)}$  clock at  $V_{L}$  level).

It is also possible to perform a late write cycle. For this cycle the write clock is activated after the CAS goes low which is beyond tWCS minimum time. Thus the parameters tCWL and tRWL must be satisfied before terminating this cycle. The difference between an early write cycle and a late write cycle is that in a late write cycle the write (W) clock can occur much later in time with respect to the active transition of the CAS clock. This time could be as long as 10 microseconds – [IRWL + tRP + 2T].

At the start of a write cycle, the data out is in a three-state condition and remains inactive throughout the cycle. The data out remains three-state because of the active transition of the write ( $\overline{W}$ ) clock prevents the CAS clock from enabling the data-out buffers as noted in Functional Block Diagram. The three-state condition (high impedence) of the Data Out Pin during a write cycle can be effectively utilized in systems that have a common input/output bus. The only stipulation is that the system use only early write mode operations for all write cycles to avoid bus contention.

### READ-MODIFY-WRITE AND READ-WHILE-WRITE CYLES

As the name implies, both a read and a write cycle is accomplished at a selected bit during a single access. The readmodify-write cycle is similar to the late write cycle discussed above.

For the read-modify-write cycle a normal read cycle is initiated with the write  $(\overline{W})$  clock at the VI<sub>H</sub> level until the read data occurs at the device access time (TRAC). At this time the write  $(\overline{W})$  clock is asserted. The data in is setup and held with respect to the active edge of the write clock. The cycle described assumes a zero modify time between read and write.

Another variation of the read-modify-write cycle is the read-while-write cycle. For this cycle, the following parameters (t<sub>RWD</sub>, t<sub>CWD</sub>) play an important role. A read-while-write cycle starts as a normal read cycle with the write (W) clock being asserted at minimum t<sub>RWD</sub> or minimum t<sub>CWD</sub> time, depending upon the application. This results in starting a write operation to the selected cell even before data out occurs. The minimum specification on t<sub>RWD</sub> and t<sub>CWD</sub> assure that data out does occur. In this case, the data in is set up with respect to write (W) clock active edge.

#### PAGE-MODE CYCLES

Page mode operation allows faster successive data operations at the 256 column locations. Page access (tCAC) is typically half the regular RAS clock access (tRAC) on the Motorola 64K dynamic RAM. Page mode operation consists of holding the RAS clock active while cycling the CAS clock to access the column locations determined by the 8-bit column address field. There are two controlling factors that limit the access to all 256 column locations in one RAS clock active operation. These are the refresh interval of the device (2 ms/128=15.6 microseconds) and the maximum active time specification for the RAS clock (10 microseconds). Since 10 microseconds is the smaller value, the maximum specification of the RAS clock on time is the limiting factor of the number of sequential page accesses possible. Ten microseconds will provide approximately 50 successive page accesses (10 microseconds + page mode cycle time) for each row address selected before the RAS clock is reset.

The page cycle is always initiated with a row address being provided and latched by the RAS clock, followed by the column address and CAS clock. From the timing illustrated, the initial cycle is a normal read or write cycle, that has been previously described, followed by the shorter CAS cycles (tpc). The CAS cycle time (tpc) consists of the CAS clock active time (tCAS), and CAS clock precharge time (tcp) and two transitions. In addition to read and write cycles, a read-modify-write cycle can also be performed in a page mode operation. For a read-modify-write or read-while-write type cycle, the conditions normal to that mode of operation will apply in the page mode also. The page mode cycle illustrated show a series of sequential reads separated by a series of sequential read, write and read-modify-write cycles can be performed to suit a particular application.

### REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Therefore, to retain the correct information, the bits need to be refreshed at least once every 2 ms. This is accomplished by sequentially cycling through the 128 row address locations every 2 ms, or at least one row every 15.6 microseconds. A normal read or write operation to the RAM will serve to refresh all the bits (256) associated with that particular row decoded.

**RAS Only Refresh** – When the memory component is in standby the RAS only refresh scheme is employed. This refresh method performs a RAS only cycle on all 128 row addresses every 2 ms. The row addresses are latched in with the RAS clock, and the associated internal row locations are refreshed. As the heading implies, the CAS clock is not required and should be inactive or at a V<sub>IH</sub> level to conserve power.

Auto Refresh Mode and Self Refresh mode (MCM6664A only) – With the MCM6664A, two additional refresh methods are available to the user. These special functions are incorporated on pin 1 of the device and have been approved by JEDEC as an alternative function for that pin on the 64K dynamic memory. The auto refresh mode is accomplished by asserting pin 1 active (V<sub>IL</sub> level) during the

time interval when there are no memory cycles. In the auto refresh mode, the REFRESH active pulse (trp) must be limited to 2 microseconds or less. The 2 microsecond time is specified to prevent the device from transitioning into the self refresh mode. Auto refresh can be performed in a distributed mode (refresh cycle every 15.6 microseconds) and in a burst mode where all 128 refresh cycles are done one after the other until complete. An onboard address counter generates the internal row address to refresh a particular row and increments itself at the end of each cycle.

Another variation of refresh is the self refresh mode. This mode is similar to the auto refresh method except that the active pulse width (tFBp) must be greater than 2 microseconds or held down active indefinitely. With pin 1 in the self refresh mode, an internal row address is generated by the internal refresh counter approximately every 15.6 microseconds. This mode of refresh is used for systems requiring battery back-up, and saves additional system power by not requiring an external refresh address counter and address buffers. The power dissipation for either REFRESH mode is the same.

### MCM6664A BIT ADDRESS MAP

	Pin 8 Row Address A7 A6 A5 A4 A3 A2 A1 A0 Column Address A7 A6 A5 A4 A3 A2 A1 A0			8		c	Colum	nn Ad	kiress	<b>#</b> 5			
	R	ow		Hex FE FC FD FA FB F8 F9	Dec 254 255 252 253 250 251 248 249	<b>A7</b> 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	A6 1 1 1 1 1 1 1	A3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	A4 1 1 1 1 1 1 1	A5 1 1 1 1 1 1	A2 1 1 1 0 0 0 0	A0 1 0 0 1 1 0 0 0	A1 0 1 0 1 0 1 0 1
				C0 C1 BF BE	192 193 191 190	1 1 1 1	1 1 0 0	0 0 1 1	0 0 1 1	0 0 1	0 0 1 1	D D 1 1	0 † 1 0
ddresses				83 82 81 80 7E	131 130 129 128 126	1 1 1 0	0 0 0	0 0 0	0 0 0	0 0 0 0	0 0 0 0	1 0 0	1 0 1 0
Column Addresses				7F 7C	127 124 •	0	1	1	1	1	1	0	1 0
				42 43 40 41	• 66 67 64 65	00000	1 1 1 1	0 0 0	0000	0 0 0	0 0 0	1 1 0 0	0 1 0 1
	0186 0186		0110 0110 0100 0010	3F 3E 3D	63 62 61 •	0 0 0	0 0 0	1 3 1	1 1 1	1 1 1	1 1 1	1 1 0	0
	00FF 00F		0100 01000 01000 0000	04 03 02 01 00	4 3 2 1 0	00000	0 0 0 0	0 0 0 0	0 0 0 0	00000	1 0 0 0	0 1 1 0 0	0 1 0 1 0
	224 EE 232	26 7E	- 35 5 8 8 6 8 8 - 39 7 8 9 4 9 8										
v Addr	o-	0	00000										
A1				0									
A4		φα. φα.	00000000 00000000										
A7 [] [6			000000000										

Data Stored = Din & AOX & A1Y

Column Address A1	Row Address A0	Data Stored
0	0	True
0	1	Inverted
1	0	Inverted
1	1	True

DRAM