MICRON

MT4264

DRAM

64K x 1 DRAM

FEATURES

- Industry standard pinout, functions and timing
- Single +5V ±10% power supply
- Low power, 15mW standby; 75mW active, typical
- Common I/O using EARLY-WRITE
- Q held indefinitely by CAS
- 256-cycle refresh in 4ms
- Fully compatible with MT1259 (256K)
- Optional PAGE MODE access cycle

OPTIONS	MARKING
 Timing 	
100ns access	-10
120ns access	-12
150ns access	-15
200ns access	-20
 Packages 	
Plastic DIP	None
Ceramic DIP	С

PIN ASSIGNMENT (Top View) 16-Pin DIP (A-1, B-1) ′16 🛛 Vss NC[11) 15 CAS DU2WE 3 14 🛛 Q RAS 4 13 🛛 A6 A0[]5 12 🛛 A3 A2[]6 11 🛛 A4 10 🛛 A5 A1 🛛 7 Vcc[]8 9 [] A7

GENERAL DESCRIPTION

The MT4264 is a randomly accessed solid-state memory containing 65,536 bits organized in a x1 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 16 address bits, which are entered 8 bits (A0-A7) at a time. RAS is used to latch the first 8 bits and CAS the latter 8 bits. A READ or WRITE cycle is selected with the WE input. A logic HIGH on WE dictates READ mode while a logic LOW on WE dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, the output pin(s) remain open (High-Z) until the next CAS cycle. If WE goes LOW after data reaches the output pin(s), data out (Q) is activated and retains the selected cell data as long as CAS remains LOW (regardless of WE or RAS). This late WE pulse results in a READ-WRITE cycle.

PAGE MODE operations allow faster data operations

(READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A7) defined page boundary. The PAGE MODE cycle is always initiated with a row address strobed-in by RAS followed by a column address strobed-in by \overline{CAS} . \overline{CAS} may be toggled-in by holding \overline{RAS} LOW and strobing in different column addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the PAGE MODE operation.

Returning RAS and CAS HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the RAS HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any RAS cycle (READ, WRITE, RAS-ONLY or HIDDEN RE-FRESH) so that all 256 combinations of RAS addresses (A0-A7) are executed at least every 4ms, regardless of sequence.

Micron Technology, Inc., reserves the right to change products or specifications without notice

MT4264 REV. 1/91


FUNCTIONAL BLOCK DIAGRAM

TRUTH TABLE

Function	tion RAS CAS WE					
	RAS	CAS	WE	^t R	1°C	
Standby	н	x	X	X	X	High Impedance
READ	L	L	н	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	ROW	COL	Data In
READ-WRITE	L	L	Н→∟→н	ROW	COL	Valid Data Out, Valid Data In
PAGE-MODE READ	L	H→L→H	н	ROW	COL	Valid Data Out, Valid Data Out
PAGE-MODE WRITE	L	H→L→H	L	ROW	COL	Valid Data In, Valid Data In
PAGE-MODE READ-WRITE	L.	H→L→H	H→L→H	ROW	COL	Valid Data Out, Valid Data In
RAS-ONLY REFRESH	L	Н	х	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	н	ROW	COL	Valid Data Out
CAS-BEFORE- RAS REFRESH	H→L	L	x	x	х	High Impedance



DRAM

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss1.0V to +7.0V
Operating Temperature, TA(Ambient)
Storage Temperature (Ceramic)65°C to +150°C
Storage Temperature (Plastic)
Power Dissipation1W
Short Circuit Output Current

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 2, 3, 4, 6) ($0^{\circ}C \le T_{A} \le 70^{\circ}C$; Vcc = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	ViH	2.4	Vcc+1	V	1
Input Low (Logic 0) Voltage, All Inputs	VIL	-1.0	0.8	V	1
INPUT LEAKAGE Input leakage current, any input $(0V \le V_{IN} \le V_{CC})$; I all other pins not under test = 0V	h	-10	10	μА	
OUTPUT LEAKAGE Output leakage current (Q is disabled; $0V \le Vout \le Vcc$)	loz	-10	10	μA	
OUTPUT LEVELS	Vон	2.4		V	
Output High (Logic 1) Voltage (lout = -5mA) Output Low (Logic 0) Voltage (lout = 5mA)	Vol		0.4	V	

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
STANDBY CURRENT (RAS = CAS = V⊮ after 8 RAS cycles)	ICC1		4	mA	
OPERATING CURRENT (RAS and CAS Cycling)	Icc2		30	mA	2
RAS-ONLY REFRESH CURRENT (CAS = VIH)	Іссз		20	mA	2
PAGE MODE CURRENT (RAS = VIL; CAS = Cycling)	ICC4		30	mA	2

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A7, D	CI1		5	pF	18
Input Capacitance: RAS, CAS, WE	Cı2		8	pF	18
Output Capacitance: Q	Co		8	pF	18

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Notes: 3, 4, 5, 10, 11, 17, 18) (0°C $\leq T_A \leq 70°C$; Vcc = 5.0V $\pm 10\%$)

A.C. CHARACTERISTICS	-10			-12			-15		-20		
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	^t RC	195		230		260		330		ns	6,7
READ-MODIFY-WRITE cycle time	^t RWC	220		255	1	295		370	1	ns	<u> </u>
PAGE-MODE cycle time	^t PC	90		100		120		170		ns	6.7
Access time from RAS	^t RAC		100		120		150		200	ns –	7.8
Access time from CAS	^t CAC		50		60		75		120	ns	7,9
RAS pulse width	^t RAS	100	10,000	120	10,000	150	10,000	200	10,000	ns	
RAS hold time	^t RSH	50		60		75		100		ns	
RAS precharge time	^t RP	80	20,000	90	20,000	100	20.000	120	20,000	ns	
CAS pulse width	^t CAS	50	10,000	60	10,000	75	10.000	120	10,000	ns	
CAS hold time	^t CSH	100		120		150		200	10,000	ns	
CAS precharge time	^t CPN	25		25		30	<u> -</u>	35		ns	19
CAS precharge time (PAGE MODE)	^t CP	30		30		35		40	<u> </u>	ns	
RAS to CAS delay time	^t RCD	25	50	25	60	25	75	30	80	ns	13
Row address setup time	¹ ASR	0		0		0	<u> </u>	0	1-00	ns	13
Row address hold time	^t RAH	15		15		20		25		ns	
Column address setup time	^t ASC	0		0		0		0		ns	
Column address hold time	^t CAH	20		20		25				ns	
Column address hold time referenced to RAS	^t AR	70		80		100		130		ns	·
READ command setup time	[†] RCS	0		0		0					
READ command hold time	^t RCH	0		_0	<u> </u>	<u>_0</u>		_0		ns	
referenced to CAS		Ŭ				U		0		ns	14
READ command hold time referenced to RAS	^t RRH	0		0		0		0		ns	
Output buffer turn-off delay	^t OFF	0	30	0	30	0	35	0	40	ns	12
WE command setup time	WCS	0		0		õ		0	40		16
WRITE command hold time	[™] WCH	35		40		45		60	· _ ·	ns	16
WRITE command hold time referenced to RAS	^t WCR	85		100		120		140		ns ns	
WRITE command pulse width	tWP	35	- +	40		45		50			
WRITE command to RAS lead time	^t RWL	35		40		45		50 55		ns	
WRITE command to CAS lead time	^t CWL	35		40		45				ns	
Data-in setup time	^t DS	0				45 0		55		ns	
Data-in hold time	[†] DH	35		40		45		0		ns	15
Data-in hold time	^t DHR	85		40	<u> </u>			55		ns	15
referenced to RAS	Drift	00		100		120		135	1	ns	
CAS to WE delay	^t CWD	40		50		60		100		ns	16
RAS to WE delay	^t RWD	90		110		135		180		ns	16
Transition time (rise or fall)	т	3	100	3	100	3	100	3	100	ns	5, 17
Refresh period (256 cycles)	^t REF		4		4	_~	4		4		5, 17
CAS to RAS setup time	¹ CRP	10		15	· _	20		20		ms ns	



NOTES

- 1. All voltages referenced to Vss.
- Icc is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
- 3. An initial pause of $100\mu s$ is required after power-up followed by any eight RAS cycles before proper device operation is assured. The eight RAS cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
- 4. AC characteristics assume T = 5ns.
- VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL (or between VIL and VIH).
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
- 7. Measured with a load equivalent to 2 TTL gates and 100pF.
- Assumes that ^tRCD < ^tRCD (MAX). If ^tRCD is greater than the maximum recommended value shown in this table, ^tRAC will increase by the amount that ^tRCD exceeds the value shown.
- 9. Assumes that ${}^{t}RCD \ge {}^{t}RCD$ (MAX).
- 10. If $\overline{CAS} = V_{IH}$, data output is high impedance.
- 11. If CAS = VIL, data output may contain data from the last valid READ cycle.
- 12. ⁴OFF (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to VOH or VOL.

- 13. Operation within the ^tRCD (MAX) limit ensures that ^tRAC (MAX) can be met. ^tRCD (MAX) is specified as a reference point only; if ^tRCD is greater than the specified ^tRCD (MAX) limit, then access time is controlled exclusively by ^tCAC.
- 14. ^tRCH is referenced to the first rising edge of \overline{RAS} or \overline{CAS} .
- These parameters are referenced to CAS leading edge in early WRITE cycles and WE leading edge in late WRITE or READ-WRITE cycles.
- 16. ^tWCS, ^tRWD and ^tCWD are restrictive operating parameters in late READ-WRITE and READ-MODIFY-WRITE cycles only. If ^tWCS ≥ ^tWCS (MIN), the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If ^tCWD ≥ ^tCWD (MIN) and ^tRWD ≥ ^tRWD (MIN), the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of Q (at access time and until CAS goes back to VIH) is indeterminate.
- 17. In addition to meeting the transition rate specification, all input signals must transit between VIH and VIL (or between VIL and VIH) in a monotonic manner.
- 18. This parameter is sampled. Capacitance is calculated from the equation $C = I^{dt}/d_v$ with dv = 3V and $V_{CC} = 5V$.
- 19. If CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, CAS must be pulsed HIGH for ^tCPN.

READ CYCLE



EARLY-WRITE CYCLE



1-6





PAGE-MODE READ CYCLE



1-7

MT4264



PAGE-MODE EARLY-WRITE CYCLE

RAS-ONLY REFRESH CYCLE (ADDR = $A_0 - A_7$)



1-8