MAY 1985-REVISED NOVEMBER 1985

This Data Sheet Is Applicable to All TMS4164s Symbolized with Code "A" as Described on Page 4-57.

- 65,536 X 1 Organization
- Single 5-V Supply (10% Tolerance)
- **JEDEC Standardized Pinout in Dual-in-Line** Package
- **Performance Ranges:**

	ACCESS	ACCESS	READ	READ-
	TIME	TIME	OR	MODIFY-
	ROW	COLUMN	WRITE	WRITE
	ADDRESS (MAX)	ADDRESS (MAX)	(MIN)	CYCLE (MIN)
'4164-12	120 ns	70 ns	230 ns	255 ns
′4164-15	150 ns	85 ns	260 ns	290 ns
′4164-20	200 ns	135 ns	330 ns	345 ns

- Upward Pin Compatible with TMS4116 (16K Dynamic RAM)
- First Military Version of 64K DRAM
- Also Available with MIL-STD-883B Processing and L(0°C to 70°C), E(-40°C to 85°C), S(-55°C to 100°C), or M(-55°C to 125°C) Temperature Ranges
- Operations of the TMS4164 Can Be Controlled by TI's TMS4500A and/or **THCT4501 Dynamic RAM Controllers**
- Long Refresh Period . . . 4 ms
- Low Refresh Overhead Time . . . As Low As 1.8% of Total Refresh Period
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Unlatched Output
- Common I/O Capability with Early Write Feature
- Page-Mode Operation for Faster Access
- Low Power Dissipation - Operating . . . 135 mW (Typ) - Standby . . . 17.5 mW (Typ)
- SMOS (Scaled-MOS) N-Channel Technology

description

The TMS4164 is a high-speed, 65,536-bit, dynamic random-access memory, organized as 65,536 words of one bit each. It employs state-of-the-art SMOS (scaled MOS) N-channel double-level polysilicon gate technology for very high performance combined with low cost and improved reliability.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the tarms of Texas Instruments standard versanty. Production processing does not necessarily include testing of all parameters



		KAGE /IEW)	
№Д		/16	VSS
	2 3	15 14	CAS Q
RAS	4	13	A6
	5 6		A3
AT	7	10E	A5
∨ър₫и	8	_9[A7



4

	PIN NOMENCLATURE						
A0-A7	Address Inputs						
CAS	Column-Address Strobe						
D	Data In						
NC	No Connection						
a	Data Out						
RAS	Row-Address Strobe						
VDD	5-V Supply						
VSS	Ground						
W	Write Enable						

Copyright © 1985, Texas Instruments Incorporated

The TMS4164 features RAS access times of 120 ns, 150 ns, and 200 ns maximum. Power dissipation is 135 mW typical operating and 17.5 mW typical standby.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with RAS in order to retain data. CAS can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility. Pin 1 has no internal connection to allow compatibility with other 64K RAMs that use this pin for an additional function.

The TMS4164 is offered in 16-pin dual-in-line plastic (N suffix) and 18-lead plastic chip carrier (FP suffix) packages. The dual-in-line plastic package is designed for insertion in mounting-hole rows on 7,62-mm (300-mil) centers. The TMS4164 is guaranteed for operation from 0 °C to 70 °C.

operation

address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage cell locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe (RAS). Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the column-address strobe (CAS). All addresses must be stable on or before the falling edges of RAS and CAS. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. CAS is used as a chip select activating the column decoder and the input and output buffers.

write enable (W)

The read or write mode is selected through the write-enable (\overline{W}) input. A logic high on the \overline{W} input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When W goes low prior to CAS, data out will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data in (D)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of CAS or W strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle, \overline{W} is brought low prior to \overline{CAS} and the data is strobed in by CAS with setup and hold times referenced to this signal. In a delayed-write or read-modifywrite cycle, \overline{CAS} will already be low, thus the data will be strobed in by \overline{W} with setup and hold times referenced to this signal.

data out (Q)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until CAS is brought low. In a read cycle the output goes active after the access time interval $t_{a(C)}$ that begins with the negative transition of \overline{CAS} as long as $t_{a(R)}$ is satisfied. The output becomes valid after the access time has elapsed and remains valid while CAS is low; CAS going high returns it to a high-impedance state. In an early write cycle, the output is always in the high-impedance state. In a delayed-write or read-modify-write cycle, the output will follow the sequence for the read cycle.

refresh

4-42

A refresh operation must be performed at least every four milliseconds to retain data. Since the ouput buffer is in the high-impedance state unless CAS is applied, The RAS-only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with RAS causes all bits in each row to be refreshed. CAS can remain high (inactive) for this refresh sequence to conserve power.



POST OFFICE BOX 1443 . HOUSTON TEXAS 77001

4

page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing random column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on a single RAM, the row address and RAS are applied to multiple 64K RAMs. CAS is then decoded to select the proper RAM.

power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition, RAS must remain high for 100 μ s immediately prior to initialization. Initialization consists of performing eight \overline{RAS} cycles before proper device operation is achieved.

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the dual-in-line package.



functional block diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Voltage on any pin except VDD and data out (see Note 1)	-1.5 V to 10 V
Voltage on VDD supply and data out with respect to VSS	$\ldots -1$ V to 6 V
Short circuit output current	50 mA
Power dissipation	IW
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values in this data sheet are with respect to VSS.

2. Additional information concerning the handling of ESD sensitive devices is available in a document entitled "Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies" in Section 12.



4-44

recommended operating conditions

		MIN	NOM	MAX	UNIT
VDD	Supply voltage	4.5	5	5.5	V
VSS	Supply voltage		0		V
	$V_{DD} = 4.5 V$	2.4		4.8	1
VIH	$V_{DD} = 5.5 V$	2.4	4 6	1 °	
VIL	Low-level input voltage (see Notes 3 and 4)	-0.6		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTES: 3. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

 Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V. Test conditions must comprehend this occurrence. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST	TMS4164-12		TMS4164-15				
	PARAMETER	CONDITIONS		TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT
Voн	High-level output voltage	$I_{OH} = -5 \text{ mA}$	2.4			2.4			V
VOL	Low-level output voltage	ioL = 4.2 mA	1		0.4			0.4	V
կ	Input current (leakage)	$V_I = 0 V$ to 5.8 V, $V_{DD} = 5 V$, All other pins = 0 V			± 10			± 10	μА
ю	Output current (leakage)	$V_{O} = 0.4 \text{ to } 5.5 \text{ V},$ $\frac{V_{DD}}{CAS} = 5 \text{ V},$ $\overline{CAS} \text{ high}$			± 10			±10	μА
DD1 [‡]	Average operating current during read or write cycle	t _C = minimum cycle, All outputs open		40	48		35	45	mA
IDD2 [§]	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open		3.5	5		3.5	5	mA
IDD3‡	Average refresh current	t _C = minimum cycle, CAS high and RAS cycling, All outputs open		28	40		25	37	mA
IDD4	Average page-mode current	t _{c(P)} = minimum cycle, RAS low and CAS cycling, All outputs open		28	40		25	37	mA

[†]All typical values are at $T_A = 25 \,^{\circ}C$ and nominal supply voltages.

[‡]Additional information on page 4-58.

[§]V_{IL}> -0.6V. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.



PARAMETER		TEST	TN	154164	20	
		CONDITIONS	MIN	TYP [†]	MAX	UNIT
∨он	High-level output voltage	$I_{OH} = -5 \text{ mA}$	2.4			v
VOL	Low-level output voltage	IOL = 4.2 mA			0.4	V
ц Ц	Input current (leakage)	$V_I = 0 V$ to 5.8 V, $V_{DD} = 5 V$ All other pins = 0 V			± 10	μA
ю	Output current (leakage)	$V_{O} = 0.4 \text{ to } 5.5 \text{ V},$ $V_{DD} = 5 \text{ V},$ $\overline{CAS} \text{ high}$			± 10	μA
IDD1 [‡]	Average operating current during read or write cycle	t _c = minimum cycle All outputs open		27	37	mA
IDD2 [§]	Standby current	After 1 memory cycle, RAS and CAS high, All outputs open		3.5	5	mA
IDD3 [‡]	Average refresh current	t _c = minimum cycle, CAS high and RAS cycling, All outputs open		20	32	mA
IDD4	Average page-mode current	$t_{C}(P) = minimum cycle,RAS low and CAS cycling,All outputs open$		20	32	mA

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

[†] All typical values are at $T_A = 25 \,^{\circ}C$ and nominal supply voltages.

‡Additional information on page 4-58.

⁵V_{IL} > -0.6V. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.

capacitance over recommended supply voltage range and operating free-air temperature range, $f\,=\,1\,\,\text{MHz}$

	PARAMETER	Түр†	MAX	UNIT
Ci(A)	Input capacitance, address inputs	4	5	рF
C _{i(D)}	Input capacitance, data input	4	5	pF
Ci(RC)	Input capacitance strobe inputs	6	8	pF
Ci(W)	Input capacitance, write enable input	6	8	рF
Co	Output capacitance	5	6	pF

[†]All typical values are at $T_A = 25 \,^{\circ}C$ and nominal supply voltages.

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER			ALT.	TMS4164-12		TMS4164-15		UNIT
		TEST CONDITIONS	SYMBOL	MIN MAX		MIN MAX		UNIT
^t A(C)	Access time from CAS	$C_L = 100 \text{ pF},$ Load = 2 Series 74 TTL gates	[†] CAC	CAC	70		85	ns
t _a (R)	Access time from RAS	$C_L = 100 \text{ pF}, t_{RLCL} = MAX,$ Load = 2 Series 74 TTL gates	¹ RAC		120		150	ns
tdis(CH)	Output disable time after CAS high	C _L = 100 pF, Load = 2 Series 74 TTL gates	tOFF	0	40	0	40	ns

4-46



switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER		TEST CONDITIONS	ALT.	TMS4	UNIT	
	FANAMETEN	TEST CONDITIONS	SYMBOL	MIN	MIN MAX	
^t a(C)	Access time from CAS	C _L = 100 pF, Load = 2 Series 74 TTL gates	^t CAC		135	ns
t _{a(R)}	Access time from RAS	C _L = 100 pF, t _{RLCL} = MAX, Load = 2 Series 74 TTL gates	^t RAC		200	ns
^t dis(CH)	Output disable time after CAS high	C _L = 100 pF, Load = 2 Series 74 TTL gates	^t OFF	0	50	ns



timing requirements over recommended supply voltage range and operating free-air temperature range (see Note 1)

		ALT.	TMS4	164-12	TMS	4164-15	UNIT
		SYMBOL	MIN	MAX	MIN	MAX	UNIT
t _{c(P)}	Page-mode cycle time	tPC	130		145		ns
tc(rd)	Read cycle time [†]	tRC	230		260		ns
^t c(W)	Write cycle time	twc	230		260		ns
tc(rdW)	Read-write/read-modify-write cycle time	tRWC	255		290		ns
tw(CH)	Pulse duration, CAS high (precharge time) [‡]	tCP	50		50		ns
tw(CL)	Pulse duration, CAS low §	†CAS	70	10,000	85	10,000	ns
tw(RH)	Pulse duration, RAS high (precharge time)	t _{BP}	80		100		ns
tw(RL)	Pulse duration, RAS low	^t RAS	120	10,000	150	10,000	ns
tw(W)	Write pulse duration	twp	40		45		лѕ
t _t	Transition times (rise and fall) for RAS and CAS	<u>tт</u>	3	50	3	50	ns
t _{su} (CA)	Column-address setup time	tASC	-5		-5		ns
t _{su} (RA)	Row-address setup time	tASR	0		0		ns
tsu(D)	Data setup time	tDS	0		0		ns
tsu(rd)	Read-command setup time	^t RCS	0		0		ns
tsu(WCH)	Write-command setup time before CAS high	tCWL	50		50		ns
tsu(WRH)	Write-command setup time before RAS high	^t RWL	50	•••••	50		ns
th(CLCA)	Column-address hold time after CAS low	^t CAH	40		45		ns
th(RA)	Row-address hold time	tRAH	15		20		ns
th(RLCA)	Column-address hold time after RAS low	tAR	85		95		กร
th(CLD)	Data hold time after CAS low	TDHC	40		45		ns
th(RLD)	Data hold time after RAS low	^t DHR	85		95		ns
th(WLD)	Data hold time after W low	tDHW	40	_	45		ns
th(CHrd)	Read-command hold time after CAS high	TRCH	0		0		ns
th(RHrd)	Read-command hold time after RAS high	^t RRH	5		5		ns
th(CLW)	Write-command hold time after CAS low	twch	40		45		ns
th(RLW)	Write-command hold time after RAS low	tWCR	85		95		ns
tRLCH	Delay time, RAS low to CAS high	tCSH	120		150		ns
tCHRL	Delay time, CAS high to RAS low	tCRP	0		0		ns
^t CLRH	Delay time, CAS low to RAS high	tRSH	70		85		ns
<u>CERT</u>	Delay time, CAS low to W low				1		
^t CLWL	(read-modify-write cycle only)	tCWD	40		60		ns
	Delay time, RAS low to CAS low (maximum		4-			0-	
^t RLCL	value specified only to guarantee access time)	^t RCD	15	50	20	65	ns
	Delay time, RAS low to W low	1					
^t RLWL	(read-modify-write cycle only)	tRWD	110		120		ns
	Delay time, W low to CAS						
^t WLCL	low (early write cycle)	twcs	-5		-5		ns
t _{rf}	Refresh time interval	tREF		4		4	ms

NOTE 1: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.

[†] All cycle times assume $t_t = 5$ ns.

[‡]Page mode only.

[§] In a read-modify-write cycle, t_{CLWL} and t_{su(WCH)} must be observed. Depending on the user's transition times, this may require additional CAS low time (t_{w(CL)}). This applies to page-mode read-modify-write also.

In a read-modify-write cycle, tRLWL and t_{su(WRH)} must be observed. Depending on the user's transition times, this may require additional RAS low time (t_{w(RL)}).



4-48

		ALT.	TMS4	164-20	
		SYMBOL	MIN	MAX	UNIT
^t c(P)	Page-mode cycle time	^t PC	225		ns
tc(rd)	Read cycle time [†]	^t RC	330		ns
tc(W)	Write cycle time	twc	330		ns
tc(rdW)	Read-write/read-modify-write cycle time	tRWC	345		ns
tw(CH)	Pulse duration, CAS high (precharge time) [‡]	^t CP	80		ns
tw(CL)	Pulse duration, CAS low [§]	^t CAS	135	10,000	ns
tw(RH)	Pulse duration, RAS high (precharge time)	tBP	120		ns
tw(RL)	Pulse duration, RAS low	tRAS	200	10,000	ns
tw(W)	Write pulse duration	tWP	55		ns
tt	Transition times (rise and fall) for RAS and CAS	<u>т</u> т	3	50	ns
tsu(CA)	Column-address setup time	tASC	-5		ns
t _{su} (RA)	Row-address setup time	tASR	0		ns
t _{su} (D)	Data setup time	tDS	0		กร
t _{su(rd)}	Read-command setup time	tRCS	0		កទ
tsu(WCH)	Write-command setup time before CAS high	tCWL	60		ns
t _{su} (WRH)	Write-command setup time before RAS high	tRWL	60	511	ns
th(CLCA)	Column-address hold time after CAS low	tCAH	55		ns
th(BA)	Row-address hold time	tRAH	25		ns
th(RLCA)	Column-address hold time after RAS low	tAR	120		ns
th(CLD)	Data hold time after CAS low	tohc	55		ns
th(RLD)	Data hold time after RAS low	tDHR	145		ns
th(WLD)	Data hold time after W low	tDHW	55		ns
th(CHrd)	Read-command hold time after CAS high	tRCH	0		ns
th(RHrd)	Read-command hold time after RAS high	tRRH	5		ns
th(CLW)	Write-command hold time after CAS low	tWCH	55		ns
th(RLW)	Write-command hold time after RAS low	tWCR	145		ns
TRLCH	Delay time, RAS low to CAS high	tCSH	200		ns
^t CHRL	Delay time, CAS high to RAS low	tCRP	0		ns
^t CLRH	Delay time, CAS low to RAS high	^t RSH	135		ns
	Delay time, CAS low to W low				
^t CLWL	(read-modify-write cycle only)	tCWD	65		ns
	Delay time, RAS low to CAS low (maximum	····			
^t RLCL	value specified only to guarantee access time)	^t RCD	25	65	ns
	Delay time, RAS low to W low				
tRLWL	(read-modify-write cycle only)	tRWD	130		ns
	Delay time, W low to CAS	····			
^t WLCL	low (early write cycle)	twcs	5		ns
t _{rf}	Refresh time interval	tREF		4	ms

timing requirements over recommended supply voltage range and operating free-air temperature range (see Note 1)

NOTE 1: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.

[†]All cycle times assume $t_t = 5$ ns.

[‡]Page mode only.

 $\frac{F_{B}}{In}$ a read-modify-write cycle, t_{CLWL} and t_{Sul}(WCH) must be observed. Depending on the user's transition times, this may require additional CAS low time (t_W(CL)). This applies to page-mode read-modify-write also.

f In a read-modify-write cycle, t_{RLWL} and t_{su(WRH)} must be observed. Depending on the user's transition times, this may require additional RAS low time (t_{w(RL)}).



1.31 V = **220** Ω Rı OUTPUT UNDER TEST CL = 100 pF FIGURE 1. LOAD CIRCUIT 4 read cycle timing **Dynamic RAMs** tc(rd) tw(RL) VIH RAS VIL ^tCLRH tw(RH) **TRLCL tCHRL** tw(CL) ŧ RLCH tt ł Чн CAS L VIL tw(CH) t_{su(RA)} 1.1 th(RLCA) 1 th(RA) ۲ tsu(CA) Чн CONT CARE A0-A7 💥 ROW NEXT CYCLE COLUMN VIL th(RHrd) th(CLCA) th(CHrd) tsu(rd) 1 Чн DON'T CARE W DON'T CARE VIL ta(C) tdis(CH) ۷он VALID Q HI-7 VOL ta(R) Texas 4-50 INSTRUMENTS

POST OFFICE BOX 1443 . HOUSTON, TEXAS 77001

PARAMETER MEASUREMENT INFORMATION

early write cycle timing





This Material Copyrighted By Its Respective Manufacturer

4-51

write cycle timing



[†] The enable time (t_{en}) for a write cycle is equal in duration to the access time from CAS (t_{a(C)}) in a read cycle; but the active levels at the output are invalid.



4 Dynamic RAMs

read-modify-write cycle timing









POST OFFICE BOX 1443 . HOUSTON, TEXAS 77001

This Material Copyrighted By Its Respective Manufacturer

4-55

4

Dynamic RAMs



RAS-only refresh timing



device symbolization

This data sheet is applicable to all TI TMS4164 Dynamic RAMs with the code "A" to the left of the date code as shown below:







INSTRUMENTS POST OFFICE BOX 1443 . HOUSTON, TEXAS 77001

TYPICAL CHARACTERISTICS

4-58



INSTRUMENTS POST OFFICE BOX 1443 . HOUSTON, TEXAS 77001 4-59

4

Dynamic RAMs