

DESCRIPTION,

The HY5164 is a high speed 65,536 bit dynamic Random Access Memory. Fast page mode has the features of fast usable speed, low power, and a typical soft error rate of less than 10 Failures In Time (FITs). The HY5164 is ideally suited for applications such as graphic display terminals, and any application where high performance is required.

FEATURING FAST PAGE MODE OPERATION

Fast page mode operation allows access of up to 256 bits at a 80 ns/bit rate with random or sequential addresses within a single row. Thus, a continuous data rate of over 12 million bits per second can be achieved. The HY5164 offers high performance with relaxed system timing requirements for fast usable speed. In addition, the fast \overline{RAS} and \overline{CAS} access times are compatible with high performance microprocessors without using WAIT state operation.

The HY5164 comes in either a 16-pin plastic or ceramic dual in-line package. All inputs, outputs and control signals are TTL compatible.

128 × 128 CELL

128 SENSE AMPLIFIERS

1/2 (1 of 128 COLUMN DECODERS)

128 SENSE AMPLIFIERS

128 × 128 CELL MEMORY ARRAY

CLOCK

1 OF 128 ROW

1 OF 128 ROW

WRITE ENABLE CLOCK BUFFER 128 × 128 CELL MEMORY ARRAY

128 SENSE AMPLIFIERS

1/2 (1 OF 128 COLUMN DECODERS)

126 SENSE AMPLIFIERS

128 × 128 CELL MEMORY ARRAY

> DATA INPUT BUFFEF

FEATURES

- ▲ CMOS Technology
- ▲ Power dissipation for the HY5164-12 - operating power 220 mW (max.) - standby power, TTL 8.3 mW (max.)

OBI

T-46-23.15

OCTOBER 1986

- ▲ Refresh period 4ms/256 cycles.
- ▲ Typical soft error rate less than 10 FITs (0.001%/1000 hours)
- ▲ Fast page mode operation for a sustained data rate up to 12.4 MHz for HY5164-10

	HY5164-10	HY5164-12	HY5164-15
Maximum Access Time (ns)	100	120	150
Minimum Cycle Time (ns)	190	220	260
Maximum Column Address Access Time (ns)	65	80	95

PIN CONNECTIONS

t

Vcc

Vss

1 OF 4

OUTPUT BUFFER

	→ 16 □ V _{ss}
D _{IN} [] 2	
WE 🖂 3	14 🗖 D _{our}
	13 🗖 A6
Ao 🗖 5	12 🗖 A3
A₂ 🗖 6	11 🗖 🗛
	10 🗖 As
V _{cc} 🗖 8	9 🗖 A7
L	

PIN NAMES

A0'A7	ADDRESS INPUTS
CAS	COLUMN ADDRESS STROBE
DIN	DATAIN
DOUT	DATA OUT
WE	WRITE ENABLE
RAS	ROW ADDRESS STROBE
Vcc	POWER (+ 5V)
Vss	GROUND

This documentation is a general product description and is subject to change without notice. Hyundai Semiconductor does not assume any responsibility for use of circuits described. No circuit patent licenses are implied.

©1986 Hyundai Semiconductor

BLOCK DIAGRAM

8 BIT ADDRESS

ADDRESS LATCH CONTROLLER

ROW

www.DataSheet4U.com

4675088 HYUNDAI ELECTRONICS

HYUNDAI ELECTRONICS 83 DE

83D 00128 DT-410-23-15

4675000 0000120 ٦

5164 #65:536 XI:Bit Dynamic RAM Martin Carton

ABSOLUTE MAXIMUM RATINGS

Ambient Temperature Under Bias			•.	-10° to +80°C
Storage Temperature				Plastic - 55°Č to + 125°C
Voltage on Any Pin except V _{CC} Relative to V _{SS}				- 1.0V to 7.0V
Voltage on V_{CC} Relative to V_{SS}				- 1.0V to 7.0V
Data Out Current				50mA
Power Dissipation				1.0W

NOTICE:

Stresses at or above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

D.C. AND OPERATING CHARACTERISTICS¹

 $\rm T_{A}\!=\!0\,^{o}C$ to 70 ^{o}C , $\rm V_{CC}\!=\!5V\!\pm\!10\%$, $\rm V_{SS}\!=\!0V$, unless otherwise noted.

		00000		HY5164		UNIT	TEST CONDITIONS	NOTES
SYMBOL	MBOL PARAMETER SPEED Min.		Min.	Typ. ²	Max.	UNII	1ESI CONDITIONS	
[ĭ _{LI}] ′	Input Leakage Current (any input)				10	μA	$V_{IN} = V_{SS}$ to V_{CC}	•••
I _{LO}	Output Leakage Current for High Impedance State				10	μA	$\label{eq:rescaled} \begin{array}{l} \overline{RAS} \text{ at } V_{IH}.\\ \overline{CAS} \text{ at } V_{IH},\\ D_{OUT} = V_{SS} \text{ to } V_{CC}. \end{array}$	
		- 10		30	40			
Icci	V _{CC} Supply Current, Operating	- 12		25	37	mA	$t_{RC} = t_{RC}(min)$	3,4
	Operating	- 15		20	32			
I _{CC2}	V _{CC} Supply Current, TTL Standby			1	3	mA	CAS and RAS at V _{IH} , all other inputs≥ – 0.5V	
		- 10		. 30	40			
I _{CC3}	V _{CC} Supply Current, RAS-Only Cycle	- 12		25	37	mA	$t_{RC} = t_{RC}[min]$	4
	KAS-OINY CYCC	- 15		20	32			
	•	- 10		30	40			
I _{CC4}	V _{CC} Supply Current, Fast page mode	- 12		25	37	mA	$t_{PC} = t_{PC}(min)$	3,4
	rast page moue	- 15		20	32			
V _{II.}	Input Low Voltage (all inputs)		-1.0		0.8	v		5
VIH	Input High Voltage (all inputs)		-2.4		V _{cc} + 1	v		
V _{OL}	Output Low Voltage				0.4	V	I _{OL} = 4.2 mA	6
Voh	Output High Voltage		2.4			V	$I_{OH} = -5mA$	6

NOTES:

All voltages referenced to V_{ss}.
 Typical values are at T_A = 25°C and nominal supply voltages.
 I_{CC} is dependent on output loading when the device output is selected. Specified I_{CC} (max) is measured with the output open.
 I_{CC} (max) is dependent upon the number of address transitions while CAS is at V_{IH}. Specified I_{CC} (max) is measured within a maximum of

two transitions per address input per random cycle, one transition per access cycle for Fast page mode.

Specified V_{IL} (min] is steady state operation. During transitions, the inputs may overshoot to - 2.0V for periods not to exceed 20 ns.
 Test conditions apply only for D.C. characteristics. A.C. parameters specified with a load equivalent to two TTL loads and 100 pF.

HYUNDAI SEMICONDUCTOR

HY5164 65,536×1-Bit Dynamic RAM

CAPACITANCE¹

 $T_A = 25^{\circ}C$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted.

SYMBOL PARAMETER	÷	•	TYP.	•.	MAX.	•	UNIT	
C _{INI} Address, Data In			—		5		pF	
C _{IN2} RAS, CAS, WE			-		7		pF	
C _{OUT} Data Out					7		\mathbf{pF}	÷

NOTES:

1. Capacitance measured with Boonton Meter or effective capacitance calculated from the equation:

> $C = \frac{|\Delta t|}{|\Delta t|}$ ΔV

with ΔV equal to 3 volts and power supplies at nominal levels.

A.C. CHARACTERISTICS^{1,2,3}

 $T_A = 0^{\circ}C$ to 70°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted.

READ, WRITE, READ-MODIFY-WRITE AND REFRESH CYCLES

(See waveforms A to G)

owner		HY5	164-10	HY51	64-12	HY51	64-15	- UNIT	NOTES
SYMBOL	PARAMETER	Min.	Max.	Min.	Max.	Min.	Max.		NOILS
t _{RAC}	Access Time From RAS		100		120		150	ns	4,5
t _{CAC}	Access Time From CAS		50		60	· · .	70	ns	5,6,7
t _{CAA}	Access Time From Column Address		65		80		. 95	ns	
t _{REF}	Time Between Refresh		4		4		4	ms	
t _{RP}	RAS Precharge Time	80		90	•	100		ns	
t _{CPN}	CAS Precharge Time	20		20		20		ns	
t _{CRP}	CAS to RAS Precharge Time	0		0		0		ns	
t _{RCD}	\overline{RAS} to \overline{CAS} Delay Time	25	50	30	60	35	80	ns	. 8
t _{CSH}	CAS Hold Time	100		120		150		ns	
t _{ASR}	Row Address Set-up Time	0		0	нн. 1	0		ns	
t _{RAH}	Row Address Hold Time	15		20		25		ns	
t _{ASC}	Column Address Set-up Time	0		0		0		ns	
t _{CAH}	Column Address Hold Time	15		20		25		ns	
tr	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	9
t _{OFF}	Output Buffer Turn Off Delay	0	25	0	30	0	35	ns	

NOTES:

- All Voltages referenced to V_{ss}.
 An initial pause of 100 microseconds is required after power up followed by a minimum of eight initialization cycles (any combina-tion of cycles containing a RAS clock, such as RAS-only refresh). Bight initialization cycles are required after extended periods of bias without clocks (greater than 4 ms for the HY5164).

- A.C. characteristics assume t_T=5 ns.
 Assumes that t_{RCD}≤t_{RCD} (max). If t_{RCD}>t_{RCD} (max) then t_{RAC} will increase by the amount that t_{RCD} exceeds t_{RCD} (max).
- 5. Load = 2 TTL loads and 100 pF.

6. Assumes $t_{RCD} \ge t_{RCD}$ [max]. 7. If $t_{ASC} \le t_{RCD}$ [max]. 7. If $t_{ASC} \le t_{RCM}$ [max]- t_{T}], then access time is defined by t_{CAA} rather than by t_{CAC} . 8. t_{RCD} [max] is specified for reference only. 9. t_{T} is measured between V_{H} [min] and V_{H} [max].

HYUNDAI SEMICONDUCTOR

DE 4675088 0000130 7 T-46-23-15 HYUNDAI ELECTRONICS 83

HY5164 - 65,536×1-Bit Dynamic RAM

A.C. CHARACTERISTICS (CONT'D.)

READ AND REFRESH CYCLES

(See Waveforms A,C,D,E and G)

		64-10	HY5164-12		HY5164-15		UNIT NOTES	
SYMBOL PARAMETER	Min.	Max.	Min.	Max.	Min.	Max.	UNIT NOTES	
t _{RC} Random Read Cycle Time	190		220		260		ns	
t _{RAS} RAS Pulse Width	100	75000	120	75000	150	75000	ns	
t _{CAS(R)} CAS Pulse Width (Read Cycle)	50	75000	60	75000	70	75000	ns	
t _{RSH(R)} RAS Hold Time (Read Cycle)	50		60		70		ns	
t _{RCS} Read Command Set-up Time	0		0		0		ns	
t _{RCH} Read Command Hold Time Referenced to CAS	0		0		0		ns 10	
Read Command Hold Time Referenced trRH to RAS	20		20		20		ns 10	
t _{CAR} Column Address to RAS Set-up Time	65		80		100		ns	

WRITE CYCLE

(See Waveforms B,C,F and G)

		HY51	64-10	HY51	64-12	HY51	64-15	TINTON	NOTES
SYMBOL	PARAMETER	Min.	Max.	Min.	Max.	Min.	Max.	UNIT	NOTES
t _{RC}	Random Write Cycle Time	190		220		260		ns	
t _{RAS}	RAS Pulse Width	100	75000	120	75000	150	75000	ns	
tCASIWI	CAS Pulse Width (Write Cycle)	50	75000	60	75000	70	75000	ns	
t _{RSH(W)}	RAS Hold Time (Write Cycle)	50		60		70		ns	
t _{wcs}	Write Command Set-up Time	0		-10		- 10		ns	11
t _{WCH}	Write Command Hold Time	30		35		. 40		ns	
t _{WP}	Write Command Pulse Width	30	i de l'arrest Arrest	35		40		ns	
t _{RWL}	Write Command to RAS Lead Time	30		35		40		ns	
tcwi	Write Command to CAS Lead Time	30		35		40		ns.	
t _{DS}	Data-In Set-Up Time	0		0		0		ns	
t _{DH}	Data-In Hold Time	30		35		40		ns	

NOTES:

10. Either t_{RCH} or t_{RRH} must be satisfied. 11. $t_{WCS}, t_{RWD}, t_{CWD}$ and t_{AWD} are specified as reference points only. If $t_{WCS} \ge t_{WCS}(\min)$ the cycle is an early write cycle and the data out pin will remain high impedance throughout the entire cycle. If $t_{CWD} \ge t_{CWD}(\min)$ and $t_{RWD} \ge (\min)$ and $t_{AWD} \ge t_{AWD}$ (min) the cycle is a read-modify-write cycle and the date out will contain the data read from the selected address. If none of the above conditions is extincted the creatilities of the data out is indeterminate. satisfied, the condition of the data out is indeterminate.

)

4675088 HYUNDAI ELECTRONICS

HYUNDAI ELECTRONICS 83 DE 4675088 0000131 9

83D 00131 DT-46-23-15

HY5164 265 536 SI Bit Dynamic RAM and the second secon

A.C. CHARACTERISTICS (CONT'D.)

READ-MODIFY-WRITE CYCLE

(See Waveforms C and G)

SYMDOL	SYMBOL PARAMETER		HY5164-12	HY5164-15	
STUDUL	STUDOL TARAVITIER	Min. Max.	Min. Max.	Min. Max.	UNIT NOTES
t _{RWC}	Read-Modify-Write Cycle Time	225	260	305	ns
t _{RRW}	RMW Cycle RAS Pulse Width	135 75000	160 75000	195 75000	ns
t _{CRW}	RMW Cycle CAS Pulse Width	65 75000	70 75000	75 75000	ns
t _{RWD}	RAS to WE Delay	100	120	150	ns 11
t _{CWD}	CAS to WE Delay	30	30	30	ns 11
t _{AWD}	Column Address to WE Delay	35	45	55	ns 11

FAST PAGE MODE* CYCLE¹²

(See Waveforms E,F and G)

SYMBOL PARAMETER		164-10	HY51	64-12	HY5164-15			NOTE
GINIDOL I ANAMEIEN	Min.	Max.	Min.	Max.	Min.	Max.	UNIT	NOTES
t _{CAP} Access Time From Column Precharge		75		90		105	ns	
t _{PC} Fast page mode Read or Write Cycle Time	80		95		110		ns	
t _{CP} Fast page mode CAS Precharge Time	20		25		30		ns	
t _{RPM} Fast page mode RAS Pulse Width		75000		75000		75000	ns	•
Fast page mode Read-Modify-Write Сусle Time	100		115		130		ns	

NOTES:

5

11. t_{WCS} , t_{RWD} , t_{CWD} , and t_{AWD} are specified as reference points only. If $t_{WCS} \ge t_{WCS}$ (min) the cycle is an early write cycle and the data out pin will remain high impedance throughot the entire cycle. If $t_{CWD} \ge t_{CWD}$ (min) and $t_{RWD} \ge t_{RWD}$ (min) and $t_{RWD} \ge t_{RWD}$ (min) the cycle is a read-modify-write cycle and the data out will contain the data read from the selected address. If none of the above conditions is conditioned in the selected address. is satisfied, the condition of the data out is indeterminate. 12. All previously specified A.C. characteristics are applicable.

DE 4675088 0000132 0 HYUNDAI ELECTRONICS 83 DT-44-23-15 40/DUOD HYUNDAL ELECTRONICS 83D 00132

HY5164 (65-536×1-Bit Dynamic RAM+ Trin The work of the

WAVEFORMS

A. READ CYCLE



B. WRITE CYCLE



NOTES:

1. $t_{c_{RP}}$ requirement is only applicable for RAS/CAS cycles preceded by a CAS-only cycle (i.e., for systems where CAS has not been decoded with RAS). 2. Either t_{RCH} or t_{RRH} must be satisfied 3. t_{OFP} is measured to $I_{OUT} \le |I_{to}|$. 4. t_{DS} and t_{DH} are referenced to CAS or WE, whichever occurs last.

4675088 HYUNDAI ELECTRONICS DT- 46-23-15 83D 00133 DE HYUNDAI ELECTRONICS 83 4675088 0000133 2

HY5164 *65,536×1-Bit Dynamic RAM~

WAVEFORMS (CONT'D.)

- ohrsts

ſ

1

C. READ-MODIFY-WRITE CYCLE



D. RAS-ONLY REFRESH CYCLE



NOTES:

- 1. t_{CRF} requirement is only applicable for $\overline{RAS/CAS}$ cycles preceded by a CAS-only cycle (i.e., for systems where CAS has not been decoded with \overline{RAS}).
- 2. t_{DS} and t_{DH} are referenced to CAS or WE, whichever occurs last.
- 3. t_{OFF} is measured to $I_{OUT} \leq |I_{LO}|$.

HY5164 65,536×1-Bit Dynamic RAM

WAVEFORMS (CONT'D.)

E. FAST PAGE MODE READ CYCLE



F. FAST PAGE MODE WRITE CYCLE



NOTES:

1. t_{CRP} requirement is only applicable for $\overline{RAS}/\overline{CAS}$ cycles preceded by a CAS-only cycle (i.e., for systems where CAS has not been decoded with \overline{RAS}).

- Bither t_{RCH} or t_{RRH} must be satisfied.
 Access time is t_{CAP} or t_{CAA} dependent, see Fast page mode discussion on pages 10 and 11.

 L_{torf} is measured to $I_{\text{out}} \leq |I_{Lo}|$. 5. t_{ps} and t_{pH} are referenced to CAS or WE, whichever occurs last.

HYUNDAI SEMICONDUCTOR

)

h

4675088 HYUNDAI ELECTRONICS

دفيا فيتفيقده الراق المنتع للمؤتوسية ويتارد فالعاد بمبعو بالوريوان الارادة

83D 00135 HYUNDAI ELECTRONICS 83

DT-46-23-15 DE 4675088 0000135 6

₩#HY5164 465,536×1-Bit-Dynamic RAM # Contraction and

٠

WAVEFORMS (CONT'D.)

.....

G, FAST PAGE MODE READ-MODIFY-WRITE CYCLE



NOTES:

- 1. t_{CRP} requirement is only applicable for RAS/CAS cycles preceded by a CAS-only cycle (i.e., for systems where CAS has not been decoded with RAS).
- 2. t_{ps} and t_{pH} are referenced to \overline{CAS} or \overline{WE} , whichever occurs last. 3. Access time is t_{CAP} or t_{CAA} dependent, see Fast page mode discussion on pages 10 and 11.
- 4. t_{OFF} is measured to $I_{\text{OUT}} \leq |I_{LO}|$.

The Hysician State and State

RAS/CAS TIMING

 \overline{RAS} and \overline{CAS} have minimum pulse widths as defined by t_{RAS} and t_{CAS} respectively. These minimum pulse widths must be maintained for proper device operation and data integrity. A cycle, once begun by brining \overline{RAS} and/or \overline{CAS} low, must not be ended or aborted prior to fulfilling the minimum clock signal pulse width(s). A new cycle cannot begin until the minimum precharge time, t_{RP} , has been met.

READ CYCLE

A Read cycle is performed by maintaining Write Enable (WE) high during a $\overline{RAS}/\overline{CAS}$ operation. The output pin of a selected device will remain in a high impedance state until valid data appears at the output at access time.

WRITE CYCLE

A Write cycle is performed by taking \overline{WE} low during a RAS/CAS operation. Data Input (D_{IN}) must be valid relative to the falling edge of \overline{WE} or CAS, whichever transition occurs last.

REFRESH CYCLE

To retain data, a refresh operation is performed by clocking each of the 256 row addresses (A0 through A7) with \overline{RAS} at least every 4 milliseconds. \overline{CAS} can remain high (inactive) for this sequence. Any cycle, Read, Write, Read-Modify-Write, or \overline{RAS} -only, will refresh the memory.

FAST PAGE MODE

Fast page mode operation permits all 256 columns within the selected row of the selected device to be accessed at a high data rate. Maintaining \overline{RAS} low while successive \overline{CAS} cycles are performed, retains the row address internally, eliminating the need to reapply it. The column address buffer acts as a transparent latch while \overline{CAS} is high. Access begins from valid column addresses rather than from \overline{CAS} , eliminating t_{ASC} and t_T from the critical timing path. \overline{CAS} latches the addresses into the column address buffer and serves as an output enable.

During this operation Read, Write, or Read-Modify-Write cycles are possible at random or sequential addresses within the row. Following the entry cycle into Fast page mode operation, access time is t_{CAA} or t_{CAP} dependent. If the column addresses are valid prior to or coincident with the rising edge of \overline{CAS} , then the access time is determined by the rising edge of \overline{CAS} specified by t_{CAP} (see Figure 1.) If the column and addresses are valid after the rising edge of \overline{CAS} , then the access time is determined by the valid column addresses specified by t_{CAA} . For both cases, the falling edge of \overline{CAS} latches the addresses and enables the output.

Fast page mode operation provides a sustained data rate beyond 12MHz for applications that require high data bandwidth, such as bit mapped graphics. The following formula can be used to calculate the data rate:

Data Rate = $\frac{256}{t_{RC} + 255 t_{PC}}$

FIGURE 1. FAST PAGE MODE ACCESS TIME DETERMINATION



4675088 HYUNDAI ELECTRONICS 83D 00137 DT-41-23-15 HYUNDAI ELECTRONICS 83 DE 4675088 0000137 0

11Y5164 #65,5362 HBit Dynamic RAM 2

HIDDEN REFRESH

A standard feature of the HY5164 is that refresh cycles may be performed while maintaining valid data at the output pin. This is referred to as Hidden Refresh. Hidden Refresh is performed by holding \overline{CAS} at V_{IL} and taking \overline{RAS} high and, after a specified precharge period (t_{RP}), executing a "RAS-Only" refresh cycle, but with \overline{CAS} held low (see Figure 2).

This feature allows a refresh cycle to be "hidden" among data cycles without affecting the data availability. The part will be internally refreshed at the row addressed at the time of the second \overline{RAS} .

FIGURE 2. HIDDEN REFRESH CYCLE



DATA OUT OPERATION

The HY5164 Data Output (D_{OUT}), which has threestate capability, is controlled by \overline{CAS} . During \overline{CAS} high state (\overline{CAS} at V_{IH}), the output is in the high impedance state. The following table summarizes the D_{OUT} state for various types of cycles.

HY5164 DATA OUTPUT OPERATION FOR VARIOUS TYPES OF CYCLES

TYPE OF CYCLE	D _{OUT} STATE
Read Cycle	Data from Addressed Memory Cell
Early Write Cycle RAS-Only Refresh Cycle CAS-Only Cycle	Hi-Z Hi-Z Hi-Z
Read-Modify-Write Cycle	Data from Addressed Memory Cell
Delayed Write Cycle	Indeterminate

POWER ON

An initial pause of 100 μ s is required after the application of the V_{CC} supply, followed by a minimum of eight initialization cycles (any combination of cycles containing a RAS clock, such as RAS-only refresh). Eight initialization cycles are required after extended periods of bias without clocks (greater than 4 ms for the HY5164).

If $\overline{RAS}=V_{SS}$ during power on, the device will go into an active cycle and I_{CC} would show current transients similar to those shown for the $\overline{RAS}/\overline{CAS}$ timings. It is recommended that \overline{RAS} and \overline{CAS} track with V_{CC} or be held at a valid V_{IH} during power on.

HYUNDAI SEMICONDUCTOR

4675088 HYUNDAI ELECTRONICS 83D 00138 DT-46-23-15 4675088 0000138 1 DE HYUNDAI ELECTRONICS 83

HY5164 65,536x1-Bit Dynamic-RAM 19 July 10

PACKAGE OUTLINE

16 PIN PLASTIC

ITEM	MILLIMETERS	INCHES
A	19.05	0.750
B	0.635	0.025
С	2.54	0.100
D	0.457	0.018
Е	17.78	0.700
F	1.524	0.060
G	3.302	0.130
Н	0.508	0.020
I	3.302	0.130
J	3.81	0.150
K	7.62	0.300
L	6.35	0.250
М	0.254	0.010



ORDERING INFORMATION





12

 Korea Headquarters & Factory, Hyundai Electronics Industries Co., Ltd., Semiconductor Division

 •Semiconductor Sales
 : 12th Fl. Hyundai Bldg., 140-2, Kye-Dong, Chongro-Ku, Seoul, Korea

 •Semiconductor Sales
 : 12th Fl. Hyundai Bldg., 140-2, Kye-Dong, Chongro-Ku, Seoul, Korea

 •Marketing Division
 •Head Office & Factory: San 136-1, Ami-Ri, Bubal-Myun, Ichon-Kun, Kyungki-Do, Korea

 •Head Office & Factory: Construction
 •Head Office & Factory: San 136-1, Ami-Ri, Bubal-Myun, Ichon-Kun, Kyungki-Do, Korea

 •Tel: (0336) 2-6211/30, (02) 741-0661/4 & Tix: K23955/7 HDETN & Fax: (02) 741-0737
 U.S. Headquarters, Hyundai Electronics America, Semiconductor Division

4401 Great America Parkway, Santa Clara, CA 95054, U.S.A. ▲ Tel: 408-986-9800 ▲ Tix: 278841 HEA UR ▲ Fax: 408-988-0665

DS06C-10/86