

	V51C64-10	V51C64L-10	V51C64-12	V51C64L-12	V51C64-15	V51C64L-15
Maximum Access Time (ns)	100	100	120	120	150	150
Minimum Cycle Time (ns)	160	160	190	190	245	245
Maximum Column Address Access Time (ns)	35	35	45	45	55	55

### Features

- Low power dissipation for the V51C64-12
  - Operating current—35 mA (max.)
  - Standby current, TTL—1.5mA (max.)
- Extended refresh and CMOS standby current for the V51C64L
  - Refresh period, Standby Mode—64 ms (max.)
  - Standby current, CMOS—50 μA (max.)
- Average soft error rate less than 10 FITs (0.001%/ 1000 hours)
- Ripplemode operation for a sustained data rate up to 15.3 MHz
- Low input/output capacitance
- High reliability plastic 16-pin DIP
- VICMOS III Technology

The Vitelic V51C64 is a high speed 65,536 bit CMOS Dynamic Random Access Memory. Fabricated with Vitelic's VICMOS III technology, the V51C64 offers features not provided by an NMOS technology: Ripplemode, fast usable speed, low power, and an average soft error rate of less than 10 Failures In Time (FITs). The V51C64 is ideally suited for applications such as graphic display terminals, battery operated systems, and any application where high performance is required.

#### Featuring Ripplemode Operation

Ripplemode operation allows access of up to 256 bits at a 50 ns/bit rate with random or sequential addresses within a single row. Thus, a continuous data rate of over 15 million bits per second can be achieved. The V51C64 offers high performance with relaxed system timing requirements for fast usable speed. In addition, the fast RAS and CAS access times are compatible with high performance microprocessors without using WAIT state operation.

The V51C64L offers a standby current of 8  $\mu$ A when  $\overline{RAS} \ge V_{DD}$  –0.5V. During a  $\overline{RAS}$ -only refresh cycle, the V51C64L extends the refresh period to 64 ms to reduce power consumption to typically 116  $\mu$ W for data retention. The V51C64 comes in a 16-pin plastic dual-in-line package. All inputs, outputs and control signals are TTL compatible. The input and output capacitances are significantly lowered to reduce system drive requirements.





### Absolute Maximum Ratings \*

−10° to +80°C
– 55°C to + 125°C
-2.0V to 7.5V
-1.0V to 7.5V
50 mA
1.0 W

# D.C. and Operating Characteristics<sup>1</sup>

 $T_A = 0$  °C to 70 °C,  $V_{DD} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted.

			V51C64 Limits			V5	1C64L Li	mits		Tot Constitutions	Nates					
Symbol	Parameter	Speed	Min.	Typ2	Max.	Min.	Typ2	Max.	Unit	Test Conditions	notes					
I <sub>LI</sub>	Input Load Current (any input)				1			1	μA	$V_{IN} = V_{SS} \text{ to } V_{DD}$						
I <sub>LO</sub>	Output Leakage Current for High Impedance State				10			10	μA	$\overrightarrow{RAS}$ at V <sub>IH</sub> , $\overrightarrow{CAS}$ at V <sub>IH</sub> , D <sub>OUT</sub> = V <sub>SS</sub> to V <sub>DD</sub>						
		-10		27	37		27	37								
I <sub>OD1</sub>	V <sub>DD</sub> Supply Current, Operating	-12		23	35		23	35	mA	mA	mA	mA	mA	mA	$t_{RC} = t_{RC}(min)$	3,4
	- , J	-15		20	30		20	30								
I <sub>DD2</sub>	V <sub>DD</sub> Supply Current, TTL Standby			0.4	1.5		0.4	0.8	mA	CAS and RAS at $V_{IH}$ , all other inputs ≥ -0.5V						
		-10		24	37		24	37								
I <sub>DD3</sub>	V <sub>DD</sub> Supply Current, RAS-Only Cycle	-12		20	35		20	35	mA	t <sub>BC</sub> = t <sub>BC</sub> (min)	4					
		-15		18	30	<b>-</b>	18	30								
		-10		18	37		18	37								
I <sub>DD4</sub>	V <sub>DD</sub> Supply Current, Ripplemode	~12		17	35		17	35	mA	$t_{PC} = t_{PC}(min)$	3,4					
		-15		16	30		16	30								
I <sub>DD5</sub>	V <sub>DD</sub> Supply Current, Standby Output Enabled			1	3		1	2	mA	$\overline{CAS}$ and $V_{ L}$ , $\overline{RAS}$ at $V_{ H}$ , all other inputs $\ge -0.5V$	3					
I <sub>DD6</sub>	V <sub>DD</sub> Supply Current, CMOS Standby				2		0.008	0.05	mA	$\label{eq:RAS} \begin{array}{l} \overline{\text{RAS}} \geq \text{V}_{\text{DD}} - 0.5\text{V}, \\ \overline{\text{CAS}} \text{ at } \text{V}_{\text{IH}}, \\ \text{all other inputs} \geq -0.5\text{V} \end{array}$						
VIL	Input Low Voltage (all inputs)		-1.0		0.8	-1.0		0.8	v		5					
VIH	Input High Voltage (all inputs)		2.4		V <sub>DD+1</sub>	2.4		V <sub>DD+1</sub>	v							
VOL	Output Low Voltage				0.4			0.4	V	I <sub>OL</sub> = 4.2 mA	6					
VOH	Output High Voltage	1	2.4			2.4			V	I <sub>OH</sub> = -5 mA	6					

NOTES:

1. All voltages referenced to V<sub>SS</sub>.

2. Typical values are at T\_A =  $25^{\circ}$ C and nominal supply voltages.

3. Ipp is dependent on output loading when the device output is selected. Specified Ipp (max) is measured with the output open.

 I<sub>DD</sub> is dependent upon the number of address transitions while CAS is at V<sub>IN</sub>. Specified I<sub>DD</sub> (max) is measured within a maximum of two transitions per address input per random cycle, one transition per access cycle for Ripplemode.

5. Specified V<sub>IL</sub> (min) is steady state operation. During transitions, the inputs may overshoot to -2.0V for periods not to exceed 20 ns.

6. Test conditions apply only for D.C. Characteristics. A.C. parameters specified with a load equivalent to two TTL loads and 100 pF.

\* Operations at or above the absolute maximum ratings may effect device reliability.



#### Capacitance'

 $T_{A}$  = 25°C,  $V_{DD}$  = 5V  $\pm$  10%,  $V_{SS}$  = 0V, unless otherwise noted.

Symbol	Parameter	Тур.	Max.	Unit
CINI	Address, Data In	-	4	pF
C <sub>IN2</sub>	RAS, CAS, WE	—	5	рF
COUT	Data Out	-	5	pF

NOTE:

 $C = \frac{I\Delta t}{\Delta V}$ 

with ΔV equal to 3 volts and power supplies at nominal levels.

#### A.C. Characteristics<sup>1, 2, 3</sup>

 $T_A = 0$  °C to 70 °C,  $V_{DD} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted.

#### Read, Write, Read-Modify-Write and Refresh Cycles

JEDEC	Standard	_	V51C64(L)-10		V51C64(L)-12		V51C64(L)-15			Natas
Symbol	Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes
tREL1DOV	tRAC	Access Time From RAS		100		120		150	ns	4,5
t <sub>CEL1DOV</sub>	tCAC	Access Time From CAS		20		25		30	ns	5,6,7
t <sub>CAVDOV</sub>	t <sub>CAA</sub>	Access Time From Column Addresses		35		45		55	ns	
t <sub>DR</sub>	t <sub>REF</sub>	Time Between Refresh		4		4		4	ms	В
t <sub>REH2REH1</sub>	t <sub>RP</sub>	RAS Precharge Time	50		60		85		ns	
t <sub>CEH2CEH1</sub>	<sup>t</sup> CPN	CAS Precharge Time	10		10		20		ns	
CEH2REH1	t <sub>CRP</sub>	CAS to RAS Precharge Time	-20		-20		-20		ns	
tRELICEL1	t <sub>RCD</sub>	RAS to CAS Delay Time	25	80	30	95	35	120	ns	9
tREL1CEL2	<sup>t</sup> сян	CAS Hold Time	100		120		150		ns	
t <sub>RAVREH1</sub>	t <sub>ASR</sub>	Row Address Set-up Time	0		0		0		ns	
t <sub>REL1RAV</sub>	t <sub>RAH</sub>	Row Address Hold Time	15		20		25		ns	
t <sub>CAVCEH1</sub>	t <sub>ASC</sub>	Column Address Set-up Time	0		0		0		ns	
CELICAV	t <sub>CAH</sub>	Column Address Hold Time	15		20		25		ns	
t <sub>T</sub>	t <sub>T</sub>	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	10
tCEH2DOZ	tOFF	Output Buffer Turn Off Delay	0	20	0	25	0	25	ns	

NOTES:

1. All Voltages referenced to V<sub>SS</sub>.

 An initial pause of 100 microseconds is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing a RAS clock such as a RAS-only refresh). Eight initialization cycles are required after extended periods of bias without clocks (greater than 4 ms for the V51C64, and greater than 64 ms for the V51C64L).

3. A.C. Characteristics assume t<sub>T</sub> = 5 ns.

4. Assumes that  $t_{RCD} \leq t_{RCD}$  (max). If  $t_{RCD} > t_{RCD}$  (max) then  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds  $t_{RCD}$  (max).

5. Load = 2 TTL loads and 100 pF.

6. Assumes  $t_{RCD} \ge t_{RCD}$  (max).

7. If  $t_{ASC} < [t_{CAA} \text{ (max)} - t_T]$ , then access time is defined by  $t_{CAA}$  rather than by  $t_{CAC}$ .

8. The V51C64L extends the refresh period to 64 ms during RAS-only refresh cycles.

9. t<sub>RCD</sub> (max) is specified for reference only.

10.  $t_{T}$  is measured between  $V_{1H}$  (min) and  $V_{1L}$  (max).

Capacitance measured with Boonton Meter or effective capacitance calculated from the equation:



# A.C. Characteristics (cont'd.)

# **Read and Refresh Cycles**

				V51C64(L)-10		i4(L)-12	V51C64(L)-15		Unit	Notes
	Standard Symbol			Max.	Min.	Max.	Min.	Max.		Notes
t <sub>REH1REH1</sub>	t <sub>RC</sub>	Random Read Cycle Time	160		190		245		ns	
	t <sub>RAS</sub>	RAS Pulse Width	100	75000	120	75000	150	75000	ns	L
CELICEL2	t <sub>CAS(R)</sub>	CAS Pulse Width (Read Cycle)	20	75000	25	75000	30	75000		L
CELICEL2	t <sub>RSH(R)</sub>	RAS Hold Time (Read Cycle)	20		25		30		ns	
twen2Cen1	t <sub>BCS</sub>	Read Command Set-up Time	0		0		0		ns	
tCEH2WEH1	tBCH	Read Command Hold Time referenced to CAS	0		0		0		ns	11
tBEH2WEH1	t <sub>BBH</sub>	Read Command Hold Time referenced to RAS	20		20		20		ns	11
tCAVREL2	t <sub>CAR</sub>	Column Address to RAS Set-up Time	35		45		55	<u> </u>	ns	

# Write Cycle

			V51C6	V51C64(L)-10		V51C64(L)-12		V51C64(L)-15		Notes
	Standard Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	NULES
t <sub>REH1REH1</sub>	t <sub>BC</sub>	Random Write Cycle Time	160		190		245		ns	
tREL1REL2	tRAS	RAS Pulse Width	100	75000	120	75000	150	75000	ns	
tCEL1CEL2(W)	t <sub>CAS(W)</sub>	CAS Pulse Width (Write Cycle)	30	75000	35	75000	40	75000	ns	
tCEL1REL2(W)	t <sub>RSH(W)</sub>	RAS Hold Time (Write Cycle)	30		35		40		ns	<u> </u>
twel1CEH1	twcs	Write Command Set-up Time	0		0		0		ns	12
tCEL1WEL2	twcH	Write Command Hold Time	20		25		30		ns	
tweeliween2	t <sub>WP</sub>	Write Command Pulse Width	20		25		30		ns	L
twel1REL2	t <sub>RWL</sub>	Write Command to RAS Lead Time	30		35		40		ns	
twel1CEL2	towi	Write Command to CAS Lead Time	30		35		40		ns	<u> </u>
tDIVCEH1	t <sub>DS</sub>	Data-In Set-Up Time	0		0		0		ns	
	t <sub>DH</sub>	Data-In Hold Time	20		25		30		ns	

NOTES:

11. Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied.

12.  $t_{CWO}$ ,  $t_{WCS}$ ,  $t_{RWD}$  and  $t_{RWD}$  are specified as reference points only. If  $t_{WCS} \ge t_{WCS}$  (min) the cycle is an early write cycle and the data out pin will remain high impedance throughout the entire cycle. If  $t_{CWD} \ge t_{CWD}$  (min) and  $t_{RWD} \ge t_{RWD}$  (min) and  $t_{AWD} \ge t_{AWD}$  (min) the cycle is a read-modify-write cycle and the data out will contain the data read from the selected address. If none of the above conditions are satisfied, the condition of the data out is indeterminate.



# A.C. Characteristics (cont'd.)

#### Read/Modify/Write Cycle

JEDEC Symbol	Standard	Parameter	V51C	V51C64(L)-10		V51C64(L)-12		64(L)-15		Mater
	Symbol		Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes
t <sub>REH1REH1</sub> (RMW)	t <sub>RWC</sub>	Read-Modify-Write Cycle Time	195		230		280		ns	
tREL1REL2 (RMW)	t <sub>RRW</sub>	RMW Cycle RAS Pulse Width	135	75000	160	75000	185	75000	ns	
tCEL1CEL2 (RMW)	LCRW	RMW Cycle CAS Pulse Width	50	75000	60	75000	70	75000	ns	
t <sub>REL1WEH1</sub>	t <sub>RWD</sub>	RAS to WE Delay	100		120		150		ns	12
t <sub>CEL1WEH1</sub>	t <sub>CWD</sub>	CAS to WE Delay	20		25		30		ns	12
tCAVWEH1	t <sub>AWD</sub>	Column Address to WE Delay	35		45		55		ns	12

#### Ripplemode Cycle 13

JEDEC	Standard		V51C	64(L)-10	V51C	64(L)-12	V51C	54(L)-15		
Symbol	Symbol	Parameter		Max.	Min.	Max.	Min.	Max.	Unit	Nates
t <sub>CEH2DOV</sub>	t <sub>CAP</sub>	Access Time From Column Precharge		45		55		65	ns	
t <sub>CEH1CEH1</sub> (R)	t <sub>PC</sub>	Ripplemode Read or Write Cycle Time	50		60		70		ns	
t <sub>CEH2CEH1</sub> (R)	t <sub>CP</sub>	Ripplemode CAS Precharge Time	10		15		20		ns	
t <sub>REL1REL2</sub> (R)	t <sub>RPM</sub>	Ripplemode RAS Pulse Width		75000		75000		75000	ns	
t <sub>CEH1CEH1</sub> (RRMW)	t <sub>PCM</sub>	Ripplemode Read-Modify-Write Cycle Time	85		100		115		ns	

NOTES:

12.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are specified as reference points only. If  $t_{WCS} \ge t_{WCS}$  (min) the cycle is an early write cycle and the data out pin will remain high impedance throughout the entire cycle. If  $t_{CWD} \ge t_{CWD}$  (min) and  $t_{RWD} \ge t_{RWD}$  (min) the cycle is a read-modify-write cycle and the data out will contain the data read from the selected address. If none of the above conditions are satisfied, the condition of the data out is indeterminate.

13. All previously specified A.C. characteristics are applicable.



### Waveforms

**Read Cycle** 



Write Cycle



#### Notes:

- 1.2.  $V_{\text{IH}\text{ MIN}}$  and  $V_{\text{IL}\text{ MAX}}$  are reference levels for measuring timing of input signals.
- 3.4.  $V_{OH\ MIN}$  and  $V_{OL\ MAX}$  are reference levels for measuring timing of  $D_{OUT}.$
- 5. toFF is measured to IOUT < ILO
- 6.  $t_{DS}$  and  $t_{DH}$  are referenced to CAS or WE, whichever occurs last.
- t<sub>CRP</sub> requirement is only applicable for RAS/CAS cycles preceded by a CAS-only cycle (i.e., for systems where CAS has not been decoded with RAS).
- 8. Either t<sub>BCH</sub> or t<sub>BBH</sub> must be satisfied.



# Waveforms (con't)

Read-Modify-Write Cycle



# **RAS-Only Refresh** Cycle



#### Notes:

- 1,2.  $V_{\text{IH}\text{ MIN}}$  and  $V_{\text{IL}\text{ MAX}}$  are reference levels for measuring timing of input signals.
- 3,4.  $V_{OH\mbox{ MIN}}$  and  $V_{OL\mbox{ MAX}}$  are reference levels for measuring timing of  $D_{OUT}$ 
  - 5. toFF is measured to IOUT≤ ILO.
- 6. tos and toH are referenced to CAS or WE, whichever occurs last.
- t<sub>CRP</sub> requirement is only applicable for RAS/CAS cycles preceded by a CAS-only cycle (i.e., for systems where CAS has not been decoded with RAS).

7



# Waveforms (con't) Ripplemode Read Cycle RAS VM . 1 tene (7 CAS VH a CO ADORESSES ADD - 1..... 🖲 Inch (8) WE VM - 1 tes. 0 6 V<sub>OH</sub> - 3 V<sub>OL</sub> - 4 Dout

**Ripplemode Write Cycle** 



#### Notes

- V<sub>H</sub> MIN and V<sub>IL MAX</sub> are reference levels for measuring timing of input signals.
- 3.4.  $V_{OH\ MIN}$  and  $V_{OL\ MAX}$  are reference levels for measuring timing of  $D_{OUT}$
- 5.  $t_{OFF}$  is measured to  $I_{OUT} \le I_{LO}I$ .
- 6.  $t_{DS}$  and  $t_{DH}$  are referenced to CAS or WE, whichever occurs last.
- t<sub>CRP</sub> requirement is only applicable for RAS/CAS cycles preceded by a CAS-only cycle (i.e., for systems where CAS has not been decoded with RAS).
- 8. Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied.
- 9. Access time is  $t_{CAP}$  or  $t_{CAA}$  dependent, see Ripplemode discussion on pages 10 and 11.



Waveforms (con't)

#### Rippiemode Read-Modify-Write Cycle



#### NOTES:

1,2. VIN MIN and VIL MAX are reference levels for measuring timing of input signals.

3.4.  $V_{OH MIN}$  and  $V_{OL MAX}$  are reference levels for measuring timing of  $D_{OUT}$ . 5.  $V_{OFE}$  is measured to  $I_{OUT} \le I_{LO}$ . 6.  $t_{DS}$  and  $t_{OH}$  are referenced to CAS or WE, whichever occurs last.

7. t<sub>CRP</sub> requirement is only applicable for FAS/CAS cycles preceded by a CAS-only cycle (i.e., for systems where CAS has not been decoded with RAS).

8. Access time is  $t_{\text{CAP}}$  or  $t_{\text{CAA}}$  dependent, see Ripplemode discussion on pages 10 and 11.

This Material Copyrighted By Its Respective Manufacturer

9



#### **Device Description**

The Vitelic V51C64 is produced with VICMOS III technology, combining the scaling techniques of production proven NMOS with CMOS. VICMOS III technology together with new circuit design concepts results in fast data access, low power, fast usable speed and a soft error rate average of less than 10 FITs.

# **RAS/CAS** Timing

RAS and CAS have minimum pulse widths as defined by  $t_{RAS}$  and  $t_{CAS}$  respectively. These minimum pulse widths must be maintained for proper device operation and data integrity. A cycle, once begun by bringing RAS and/or CAS low, must not be ended or aborted prior to fulfilling the minimum clock signal pulse width(s). A new cycle cannot begin until the minimum precharge time,  $t_{RP}$ , has been met.

### **Read Cycle**

A Read cycle is performed by maintaining Write Enable (WE) high during a RAS/CAS operation. The output pin of a selected device will remain in a high impedance state until valid data appears at the output at access time.

### Write Cycle

A Write cycle is performed by taking  $\overline{WE}$  low during a RAS/CAS operation. Data Input (D<sub>IN</sub>) must be valid relative to the falling edge of  $\overline{WE}$  or CAS, whichever transition occurs last.

#### **Refresh Cycle**

To retain data, a refresh operation is performed by clocking each of the 256 row addresses ( $A_0$  through  $A_7$ ) with RAS at least every 4 milliseconds. CAS may remain high (inactive) for this sequence. Any cycle, Read, Write, Read-Modify-Write, or RAS-only, will refresh the memory.

**Extended Refresh Cycle** 

The V51C64L extends the refresh cycle period to 64 milliseconds for RAS-only refresh cycles. This feature reduces total power consumption to a maximum of 690  $\mu$ W, and typically 235  $\mu$ W for data retention, (RAS  $\geq$  V<sub>DD</sub> -0.5V, RAS-only refresh cycle for the V51C64L-12). The low standby power can significantly extended battery life in battery back-up applications. Power consumption is calculated from the following equation:

 $P = V_{DD} I_{AVG} = V_{DD} \frac{(t_{RC}) (I_{Active}) + (t_{RI} - t_{RC}) (I_{Standby})}{t_{RI}}$ 

where  $t_{RC}$  = refresh cycle time, and  $t_{RI}$  = refresh interval time or  $t_{REF}/256$ 

#### Ripplemode

Ripplemode operation permits all 256 columns within the selected row of the selected device to be accessed at a high data rate. Maintaining RAS low while successive CAS cycles are performed retains the row address internally, eliminating the need to reapply it. The column address buffer acts as a transparent latch while CAS is high. Access begins from valid column addresses rather than from CAS, eliminating  $t_{ASC}$  and  $t_T$  from the critical timing path. CAS latches the addresses into the column address buffer and serves as an output enable.

During this operation, Read, Write, or Read-Modify-Write cycles are possible at random or sequential addresses within the row. Following the entry cycle into Ripplemode operation, access time is  $t_{CAA}$  or  $t_{CAP}$  dependent. If the column addresses are valid prior to or coincident with the rising edge of  $\overline{CAS}$ , then the access time is determined by the rising edge of  $\overline{CAS}$ , specified by  $t_{CAP}$  (see Figure 1.) If the column addresses are valid after the rising edge of  $\overline{CAS}$ , then the access time is determined by the valid column addresses specified by  $t_{CAA}$ . For both cases, the falling edge of  $\overline{CAS}$  latches the addresses and enables the output.



10



Ripplemode operation provides a sustained data rate beyond 15 MHz for applications that require high data bandwidth, such a bit mapped graphics. The following formula can be used to calculate the data rate:

Data Rate = 
$$\frac{256}{t_{BC} + 255 t_{PC}}$$

#### **Hidden Refresh**

A standard feature of the V51C64 is that refresh cycles may be performed while maintaining valid data





#### Vitelic V51C64 Data Output Operation for Various Types of Cycles

Type of Cycle	D <sub>OUT</sub> State
Read Cycle	Data from Addressed Memory Cell
Early Write Cycle	Hi-Z
RAS-Only Refresh Cycle	Hi-Z
CAS-Only Cycle	Hi-Z
Read-Modify-Write Cycle	Data from Addressed Memory Cell
Delayed Write Cycle	Indeterminate

at the output pin. This is referred to as Hidden Refresh. Hidden Refresh is performed by holding  $\overline{CAS}$  at V<sub>IL</sub> and taking  $\overline{RAS}$  high and, after a specified precharge period ( $t_{RP}$ ), executing a " $\overline{RAS}$ -Only" refresh cycle, but with  $\overline{CAS}$  held low (see Figure 2).

This feature allows a refresh cycle to be "hidden" among data cycles without affecting the data availability. The part will be internally refreshed at the row addressed at the time of the second RAS.

### **Data Output Operation**

The V51C64 Data Output ( $D_{OUT}$ ), which has threestate capability, is controlled by CAS. During CAS high state (CAS at V<sub>IH</sub>), the output is in the high impedance state. The following table summarizes the  $D_{OUT}$  state for various types of cycles.

#### Power On

An initial pause of 100  $\mu$ s is required after the application of the V<sub>DD</sub> supply, followed by a minimum of eight initialization cycles (any combination of cycles containing a RAS clock such as RAS-only refresh). Eight initialization cycles are required after extended periods of bias without clocks (greater than 4 ms for the V51C64L, and greater than 64 ms for the V51C64L). The V<sub>DD</sub> current (I<sub>DD</sub>) requirement of the V51C64L during power on is, however, dependent upon the input levels of RAS and CAS.

If  $\overline{RAS} = V_{SS}$  during power on, the device will go into an active cycle and  $I_{DD}$  will show current transients similar to those shown for the  $\overline{RAS}/\overline{CAS}$  timings. It is required that  $\overline{RAS}$  and  $\overline{CAS}$  track with  $V_{DD}$ or be held at a valid  $V_{IH}$  during power on.